

System/370 Reference Summary

GX20-1850-7 File No. S370/4300-01

Eighth Edition (February 1989)

This major revision obsoletes and replaces GX20-1850-6. Additions include information about new printer, DASD, and tape devices and command codes. Minor technical and editorial changes have been made.

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Requests for copies of this and other IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Please direct any comments on the contents of this publication to IBM Corporation, Product Publications, Department B97, PO Box 950, Poughkeepsie, NY, USA 12602. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 1986, 1989. All rights reserved.

PREFACE

This publication is intended primarily for use by System/370 assembler language application programmers. It contains basic machine information summarized from the *IBM System/370 Principles of Operation*, GA22-7000, about System/370 Models 115 through 195; the 3031, 3032, 3033, 3081, 3083, 3084, 3090, and ES/3090TM Processor Complexes; the 4321, 4331, 4341, 4361, 4381, and ES/4381TM Processors; and the ES/9370TM Information System. It also contains frequently used information from *IBM Enterprise Systems Architecture/370TM and System/370 Vector Operations*, SA22-7125, and the OS/VS, DOS/VSE, and VM/370 assembler language manual, GC33-4010, command codes for various I/O devices, and a multicode translation table. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

The floating-point instructions, as well as the instructions listed below, are not provided on every model. For instructions that are provided on a particular model, either as standard or optional features on that model, the user should refer to the appropriate System Library publication.

Facility

Branch and save Channel-set switching Conditional swapping CPU timer and clock comparator Direct control Dual address space

Extended facility
Extended-precision
floating point
Move inverse
Multiprocessing
PSW-key handling
Storage-key-instruction
extensions
Suspend and resume
Test block
Translation
Vector

Instructions

BAS, BASR CONCS, DISCS CS, CDS SCKC, SPT, STCKC, STPT

RDD, WRD
EPAR, ESAR, IAC, IVSK, LASP,
MVCP, MVCS, MVCK, PC, PT,
SAC, SSAR
IPTE, TPROT
AXR, LRDR, LRER, MXR, MXDR,
MXD, SXR
MVCIN
SPX, SIGP, STAP, STPX
IPK, SPKA

RIO
TB
LRA, PTLB, RRB, STNSM, STOSM
(All instructions with magnics

ISKE, RRBE, SSKE

(All instructions with mnemonics that start with "'V")

The operation of the following I/O instructions may differ depending on the model, the designated channel, and the installed facilities: CLRCH, CLRIO, HDV, and SIOF. To determine the operation, the user should refer to the appropriate System Library publications.

ES/3090, Enterprise Systems Architecture/370, ES/9370, and ES/4381 are trademarks of the International Business Machines Corporation.


For information about System/370 extended architecture, refer to IBM System/370 Extended Architecture Principles of Operation, SA22-7085, IBM System/370 Extended Architecture Interpretive Execution, SA22-7095, and IBM System/370 Extended Architecture Reference Summary, GX20-0157.

For information about Enterprise Systems Architecture/370, refer to the *IBM Enterprise Systems Architecture/370 Principles of Operation*, SA22-7200, and *IBM Enterprise Systems Architecture/370 Reference Summary*, GX20-0406.


CONTENTS

Machine Instruction Formats	2
Machine Instructions	4
By Mnemonic	4
By Operation Code	12
Condition Codes	14
Assembler Instructions	18
Extended Mnemonic Instructions	19
CNOP Alignment	19
Summary of Constants	19
Fixed Storage Locations	20
Control Registers	21
Vector-Status Register	21
Program-Status Word (EC Mode)	22
Program-Status Word (BC Mode)	22
External-Interruption Codes	22
Program-Interruption Codes	23
Exception-Extension Code	23
Dynamic Address Translation	24
Dynamic-Address-Translation Format	24
Segment-Table Entry	24
Page-Table Entry (4K)	24
Page-Table Entry (2K)	24
Translation-Exception Identification	24
Dual-Address-Space Control	25
Program-Call Number	25
Linkage-Table Entry	25
Entry-Table Entry	25
ASN-First-Table Entry	25
ASN-Second-Table Entry	25
Trace-Table-Entry Header	25
Machine-Check Interruption Code	26
External-Damage Code	26
Channel-Address Word	27
Channel-Command Word	27
Channel-Status Word	
Limited Channel Logout	27
I/O Command Codes	28
Standard Command-Code Assignments	28
Standard Meanings of Bits of First Sense Byte	
Console Printer Channel Commands	
Card Reader and Card Punch Channel Commands	
Printer Channel Commands	29
Magnetic-Tape Channel Commands	30
Direct Access Storage Devices	31
DASD Channel Commands	32
Code Assignments	34
Code Tables	34
Two-Character BSC Data Link Controls	38
Commonly Used Editing Pattern Characters	38
ANSI-Defined Printer Control Characters	38
Control Character Representations	38
Formatting Character Representations	38
Hexadecimal and Decimal Conversion	39
Powers of 2 and 16	40

MACHINE INSTRUCTION FORMATS



MACHINE INSTRUCTION FORMATS (Cont'd)



1, 2, 3:

Denotes association with first, second, or third operand

Base register designation field

B₁, B₂: D₁, D₂:

Displacement field

GR₂:

Register designation field (general register)

Immediate operand field

12: L, L1, L2:

Length field

QR₃:

Register designation field (equivalent to GR₃ if general register, or

FR₃ if floating-point register)

R₁, R₂, R₃: Register designation field

RS₂: Register designation field (starting address of vector)

RT₂: Register designation field (stride of vector) VR₁, VR₂, VR₃: Register designation field (vector register)

X₂:

Index register designation field

MACHINE INSTRUCTIONS

By Mnemonic

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
A	R ₁ ,D ₂ (X ₂ ,B ₂)	Add	RX	5A	C
AD	$R_1,D_2(X_2,B_2)$	Add Normalized (L)	RX	6A	С
ADR	R ₁ ,R ₂	Add Normalized (L)	RR	2A	С
AE	$R_1,D_2(X_2,B_2)$	Add Normalized (S)	RX	7A	С
AER	R ₁ ,R ₂	Add Normalized (S)	RR	3A	С
AH	$R_1,D_2(X_2,B_2)$	Add Halfword	RX	4A	С
AL	$R_1,D_2(X_2,B_2)$	Add Logical	RX	5E	С
ALR	R ₁ ,R ₂	Add Logical	RR	1E	С
AP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Add Decimal	SS	FA	С
AR	R ₁ ,R ₂	Add	RR	1A	C
AUD	$R_1,D_2(X_2,B_2)$	Add Unnormalized (S)	RX	7E	С
AUR	R ₁ ,R ₂	Add Unnormalized (S)	RR RX	3E 6E	С
AW	$R_1,D_2(X_2,B_2)$	Add Unnormalized (L)	RR	2E	С
AWR AXR	R ₁ ,R ₂	Add Unnormalized (L) Add Normalized (E)	RR	2E 36	С
	R ₁ ,R ₂		RX	45	С
BAL BALR	$R_1,D_2(X_2,B_2)$	Branch and Link Branch and Link	RR	45 05	
BALK	R ₁ ,R ₂	Branch and Save	RX	4D	
BASR	R ₁ ,D ₂ (X ₂ ,B ₂)	Branch and Save	RR	OD	
BC	R_1,R_2 $M_1,D_2(X_2,B_2)$	Branch on Condition	RX	47	
BCR	M_1, R_2	Branch on Condition	RR	07	
BCT	$R_{1},D_{2}(X_{2},B_{2})$	Branch on Count	RX	46	
BCTR		Branch on Count	RR	06	
BXH	R ₁ ,R ₂	Branch on Index High	RS	86	
BXLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low	RS	87	
DALE	$R_1, R_3, D_2(B_2)$	or Equal	пo	67	
С	$R_1,D_2(X_2,B_2)$	Compare	RX	59	С
CD	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Compare (L)	RX	69	c
CDR	R ₁ ,R ₂	Compare (L)	RR	29	c
CDS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap	RS	BB	c
CE	R_1, R_2, R_2	Compare (S)	RX	79	c
CER	R ₁ ,R ₂	Compare (S)	RR	39	c
CH	$R_1, D_2(X_2, B_2)$	Compare Halfword	RX	49	c
CL	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Logical	RX	55	c
CLC	$D_1(L,B_1),D_2(B_2)$	Compare Logical	SS	D5	c
CLCL	R ₁ ,R ₂	Compare Logical Long	RR	OF	iс
CLI	D ₁ (B ₁),l ₂	Compare Logical	SI	95	С
CLM	$R_1, M_3, D_2(B_2)$	Compare Logical Char- acters under Mask	RS	BD	С
CLR	R ₁ ,R ₂	Compare Logical	RR	15	С
CLRCH	D ₂ (B ₂)	Clear Channel	S	9F01	рс
CLRIO	D ₂ (B ₂)	Clear I/O	S	9D01	рс
CONCS	D ₂ (B ₂)	Connect Channel Set	S	B200	pc
CP	D1(L1,B1),D2(L2,B2)	Compare Decimal	SS	F9	·c
CR	R ₁ ,R ₂	Compare	RR	19	С
CS	$R_1, R_3, D_2(B_2)$	Compare and Swap	RS	BA	С
CVB	$R_1,D_2(X_2,B_2)$	Convert to Binary	RX	4F	
CVD	$R_1,D_2(X_2,B_2)$	Convert to Decimal	RX	4E	
D	$R_1,D_2(X_2,B_2)$	Divide	RX	5D	
DD	$R_1,D_2(X_2,B_2)$	Divide (L)	RX	6D	
DDR	R ₁ ,R ₂	Divide (L)	RR	2D	
DE	$R_1,D_2(X_2,B_2)$	Divide (S)	RX	7D	
DER	R ₁ ,R ₂	Divide (S)	RR	3D	
DISCS	D ₂ (B ₂)	Disconnect Channel Set	S	B201	рс
DP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Divide Decimal	SS	FD	
DR	R ₁ ,R ₂	Divide	RR	1D	
ED	$D_1(L,B_1),D_2(B_2)$	Edit	SS	DE	С
EDMK	$D_1(L,B_1),D_2(B_2)$	Edit and Mark	SS	DF	С
EPAR	R ₁	Extract Primary ASN	RRE	B226	q
ESAR	R ₁	Extract Secondary ASN	RRE	B227	q
EX	$R_1,D_2(X_2,B_2)$	Execute	RX	44	

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
HDR	R ₁ ,R ₂	Halve (L)	RR	24	
HDV	$D_2(B_2)$	Halt Device	S	9E01	рс
HER	R_1,R_2	Halve (S)	RR	34	
HIO	D ₂ (B ₂)	Halt I/O	S	9E00	рс
IAC	R ₁	Insert Address Space Control	RRE	B224	qc
IC	$R_1,D_2(X_2,B_2)$	Insert Character	RX	43	
ICM	$R_1, M_3, D_2(B_2)$	Insert Characters under Mask	RS	BF	С
IPK		Insert PSW Key	S	B20B	q
IPTE	R ₁ ,R ₂	Invalidate Page Table Entry	RRE	B221	р
ISK	R ₁ ,R ₂	Insert Storage Key	RR	09	р
ISKE	R ₁ ,R ₂	Insert Storage Key Extended	RRE	B229	р
IVSK	R ₁ ,R ₂	Insert Virtual Storage Key	RRE	B223	q
L	$R_1,D_2(X_2,B_2)$	Load	RX	58	
LA	$R_1,D_2(X_2,B_2)$	Load Address	RX	41	
LASP	$D_1(B_1), D_2(B_2)$	Load Address Space Parameters	SSE	E500	рс
LCDR	R_1,R_2	Load Complement (L)	RR	23	С
LCER	R ₁ ,R ₂	Load Complement (S)	RR	33	С
LCR	R ₁ ,R ₂	Load Complement	RR	13	С
LCTL	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Control	RS	В7	р
LD	$R_1,D_2(X_2,B_2)$	Load (L)	RX	68	
LDR	R ₁ ,R ₂	Load (L)	RR	28	
LE	$R_1,D_2(X_2,B_2)$	Load (S)	RX	78	
LER	R_1,R_2	Load (S)	RR	38	
LH	$R_1,D_2(X_2,B_2)$	Load Halfword	RX	48	
LM	$R_1, R_3, D_2(B_2)$	Load Multiple	RS	98	
LNDR	R ₁ ,R ₂	Load Negative (L)	RR	21	С
LNER	R ₁ ,R ₂	Load Negative (S)	RR	31	С
LNR	R ₁ ,R ₂	Load Negative	RR	11	С
LPDR	R_1,R_2	Load Positive (L)	RR	20	С
LPER	R_1,R_2	Load Positive (S)	RR	30	С
LPR	R ₁ ,R ₂	Load Positive	RR	10	С
LPSW	D ₂ (B ₂)	Load PSW	S	82	pn
LR	R ₁ ,R ₂	Load	RR	18	
LRA	$R_1,D_2(X_2,B_2)$	Load Real Address	RX	В1	рс
LRDR	R ₁ ,R ₂	Load Rounded (E/L)	RR	25	

Elegting_point	anerand	langthe

- Extended source and result.
- (E/L) Extended source, long result.
- (L/E) Long source, extended result.
- (L) Long source and result.
- (L/S) Long source, short result.
- (S/L) Short source, long result.
- (S)
 - Short source and result.

Notes:

- c. Condition code set.
- Interruptible instruction. i.
- n. New condition code loaded.
- p. Privileged instruction.
- q. Semiprivileged instruction.
- x. Execution in problem state and
 - supervisor state differs.
- y. Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT - VIX) elements processed.
- IG: Interruptible; either (bit count in a general register) elements or (section-size - VIX) elements processed, whichever is fewer.
- IM: Interruptible; (VCT - VIX) elements processed, vector-mask mode.
- IP: Interruptible; (partial-sum-number - VIX) elements processed.
- IZ: Interruptible; (section-size) elements processed.
- NC. Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- N1: Not interruptible; one element processed.

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
LRER	R ₁ ,R ₂	Load Rounded (L/S)	RR	35	
LTDR	R_1,R_2	Load and Test (L)	RR	22	С
LTER	R ₁ ,R ₂	Load and Test (S)	RR	32	С
LTR	R_1,R_2	Load and Test	RR	12	С
M	$R_1,D_2(X_2,B_2)$	Multiply	RX	5C	
MC	$D_1(B_1), I_2$	Monitor Call	SI	AF	
MD	$R_1,D_2(X_2,B_2)$	Multiply (L)	RX	6C	
MDR	R_1,R_2	Multiply (L)	RR	2C	
ME	$R_1,D_2(X_2,B_2)$	Multiply (S/L)	RX	7C	
MER	R ₁ ,R ₂	Multiply (S/L)	RR	3C	
MH	$R_1,D_2(X_2,B_2)$	Multiply Halfword	RX	4C	
MP	D1(L1,B1),D2(L2,B2)	Multiply Decimal	SS	FC	
MR	R ₁ ,R ₂	Multiply	RR	1C	
MVC	D ₁ (L,B ₁),D ₂ (B ₂)	Move	SS	D2	
MVCIN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Inverse	SS	E8	
MVCK	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move with Key	SS	D9	qc
MVCL	R ₁ ,R ₂	Move Long	RR	0E	i c
MVCP	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move to Primary	SS	DA	qc
MVCS	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move to Finnary Move to Secondary	SS	DB	
MVI	D ₁ (R ₁),l ₂	Move to Secondary	SI	92	qc
				-	
MVN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Numerics	SS	D1	
MVO	$D_1(L_1,B_1),D_2(L_2,B_2)$	Move with Offset	SS	F1	
MVZ	$D_1(L,B_1),D_2(B_2)$	Move Zones	SS	D3	
MXD	$R_1,D_2(X_2,B_2)$	Multiply (L/E)	RX	67	
MXDR	R_1,R_2	Multiply (L/E)	RR	27	
MXR	R_1,R_2	Multiply (E)	RR	26	
N	$R_1,D_2(X_2,B_2)$	AND	RX	54	С
NC	$D_1(L,B_1),D_2(B_2)$	AND	SS	D4	С
NI	$D_1(B_1),I_2$	AND	SI	94	С
NR	R ₁ ,R ₂	AND	RR	14	С
0	$R_1,D_2(X_2,B_2)$	OR	RX	56	С
oc	$D_1(L,B_1),D_2(B_2)$	OR	SS	D6	С
OI	D1(B1),I2	OR	SI	96	С
OR	R ₁ ,R ₂	OR	RR	16	С
PACK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Pack	SS	F2	
PC	D ₂ (B ₂)	Program Call	S	B218	q
PT	R ₁ ,R ₂	Program Transfer	RRE	B228	q
PTLB		Purge TLB	S	B20D	р
RDD	$D_1(B_1), I_2$	Read Direct	SI	85	р
RIO	D ₂ (B ₂)	Resume I/O	S	9C02	pc
RRB	D ₂ (B ₂)	Reset Reference Bit	s	B213	pc
RRBE	R ₁ ,R ₂	Reset Reference Bit	RRE	B213	
HINDL	11,112	Extended	MAL	DZZA	pc
s	B. D. (V. B.)	Subtract	RX	5B	_
SAC	R ₁ ,D ₂ (X ₂ ,B ₂)				С
	D ₂ (B ₂)	Set Address Space Control	S	B219	q
SCK	D ₂ (B ₂)	Set Clock	S	B204	рс
SCKC	D ₂ (B ₂)	Set Clock Comparator	S	B206	р
SD	$R_1,D_2(X_2,B_2)$	Subtract Normalized (L)	RX	6B	С
SDR	R ₁ ,R ₂	Subtract Normalized (L)	RR	2B	С
SE	$R_1,D_2(X_2,B_2)$	Subtract Normalized (S)	RX	7B	С
SER	R_1,R_2	Subtract Normalized (S)	RR	3B	C
SH	$R_1,D_2(X_2,B_2)$	Subtract Halfword	RX	4B	С
SIGP	$R_1, R_3, D_2(B_2)$	Signal Processor	RS	ΑE	рс
SIO	$D_2(B_2)$	Start I/O	s	9C00	рс
SIOF	D ₂ (B ₂)	Start I/O Fast Release	S	9C01	рс
SL	$R_1,D_2(X_2,B_2)$	Subtract Logical	RX	5F	·c
SLA	R ₁ ,D ₂ (B ₂)	Shift Left Single	RS	8B	c
SLDA	R ₁ ,D ₂ (B ₂)	Shift Left Double	RS	8F	c
SLDL	R ₁ ,D ₂ (B ₂)	Shift Left Double Logical	RS	8D	·
SLL	R ₁ ,D ₂ (B ₂)	Shift Left Single Logical	RS	89	
SLR	R ₁ ,R ₂	Subtract Logical	RR	1F	С
SP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Subtract Decimal	SS	FB	C
	D1(L1,D1/,D2(L2,D2)	Jubilaut Decilliai	55	, ,	Ü

By Mnemonic (Cont'd)

Mne-

monic	Operands	Name	mat	Code	& Notes
SPKA	D ₂ (B ₂)	Set PSW Key from	S	B20A	q
		Address			
SPM	R ₁	Set Program Mask	RR	04	n
SPT	$D_2(B_2)$	Set CPU Timer	S	B208	р
SPX	$D_2(B_2)$	Set Prefix	S	B210	р
SR	R_1,R_2	Subtract	RR	1B	С
SRA	$R_1,D_2(B_2)$	Shift Right Single	RS	8A	С
SRDA	$R_1,D_2(B_2)$	Shift Right Double	RS	8E	С
SRDL	$R_1,D_2(B_2)$	Shift Right Double Logical	RS	8C	
SRL	$R_{1},D_{2}(B_{2})$	Shift Right Single Logical	RS	88	
SRP	$D_1(L_1,B_1),D_2(B_2),I_3$	Shift and Round Decimal	SS	FO	С
SSAR	R ₁	Set Secondary ASN	RRE	B225	q
SSK	R ₁ ,R ₂	Set Storage Key	RR	08	р
SSKE	R ₁ ,R ₂	Set Storage Key Extended	RRE	B22B	р
SSM	$D_2(B_2)$	Set System Mask	S	80	р
ST	$R_1,D_2(X_2,B_2)$	Store	RX	50	
STAP	$D_2(B_2)$	Store CPU Address	S	B212	р
STC	$R_1,D_2(X_2,B_2)$	Store Character	RX	42	
STCK	$D_2(B_2)$	Store Clock	S	B205	С
STCKC	$D_2(B_2)$	Store Clock Comparator	S	B207	р
STCM	$R_1, M_3, D_2(B_2)$	Store Characters under Mask	RS	BE	
STCTL	$R_1, R_3, D_2(B_2)$	Store Control	RS	B6	р
STD	$R_1,D_2(X_2,B_2)$	Store (L)	RX	60	
STE	$R_1,D_2(X_2,B_2)$	Store (S)	RX	70	
STH	$R_{1},D_{2}(X_{2},B_{2})$	Store Halfword	RX	40	
STIDC	D ₂ (B ₂)	Store Channel ID	S	B203	рс
STIDP	D ₂ (B ₂)	Store CPU ID	S	B202	p
STM	$R_1, R_3, D_2(B_2)$	Store Multiple	RS	90	
STNSM	D ₁ (B ₁),l ₂	Store Then AND	SI	AC	р
		System Mask			
STOSM	D ₁ (B ₁),l ₂	Store Then OR	SI	AD	р
		System Mask			
STPT	$D_2(B_2)$	Store CPU Timer	S	B209	р
STPX	$D_2(B_2)$	Store Prefix	S	B211	р
SU	$R_1,D_2(X_2,B_2)$	Subtract Unnormalized (S)	RX	7F	С
SUR	R_1,R_2	Subtract Unnormalized (S)	RR	3F	С
SVC	1	Supervisor Call	RR	0A	
sw	$R_1,D_2(X_2,B_2)$	Subtract Unnormalized (L)	RX	6F	С
SWR	R ₁ ,R ₂	Subtract Unnormalized (L)	RR	2F	С
SXR	R ₁ ,R ₂	Subtract Normalized (E)	RR	37	С
	point operand lengths:	Notes:			
(E) Ex	tended source and res	ult. c. Condition	code	set.	

- (E/L) Extended source, long result.
- (L/E) Long source, extended result.
- (L) Long source and result.
- (L/S) Long source, short result.
- (S/L) Short source, long result.
- (S) Short source and result.
- Interruptible instruction.
- n. New condition code loaded.
- p. Privileged instruction.

For-Op Class

- q. Semiprivileged instruction.
- Execution in problem state and x.
 - supervisor state differs.
- y. Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

IC: Interruptible; (VCT - VIX) elements processed.

IG: Interruptible; either (bit count in a general register) elements or (section-size - VIX) elements processed, whichever is fewer.

IM: Interruptible; (VCT - VIX) elements processed, vector-mask mode.

IP: Interruptible; (partial-sum-number - VIX) elements processed.

IZ: Interruptible; (section-size) elements processed.

NC: Not interruptible; (VCT) elements processed. NZ: Not interruptible; (section-size) elements processed.

NO: Not interruptible; no elements processed (VSR/VAC housekeeping).

N1: Not interruptible; one element processed.

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
тв	R ₁ ,R ₂	Test Block	RRE	B22C	ipc
TCH	$D_2(B_2)$	Test Channel	S	9F00	рс
TIO	$D_2(B_2)$	Test I/O	S	9D00	рс
TM	$D_1(B_1), I_2$	Test under Mask	SI	91	С
TPROT	$D_1(B_1), D_2(B_2)$	Test Protection	SSE	E501	рс
TR	$D_1(L,B_1),D_2(B_2)$	Translate	SS	DC	
TRT	$D_1(L,B_1),D_2(B_2)$	Translate and Test	SS	DD	С
TS	$D_2(B_2)$	Test and Set	S	93	С
UNPK	$D_1(L_1,B_1),D_2(L_2,B_2)$	Unpack	SS	F3	
VA	$VR_1, VR_3, RS_2(RT_2)$	Add	VST	A420	IM
VACD	VR ₁ ,RS ₂ (RT ₂)	Accumulate (L)	VST	A417	IM
VACDR	VR ₁ ,VR ₂	Accumulate (L)	VV	A517	IM
VACE	VR ₁ ,RS ₂ (RT ₂)	Accumulate (S/L)	VST	A407	IM
VACER	VR ₁ ,VR ₂	Accumulate (S/L)	VV	A507	IM
VACRS	D ₂ (B ₂)	Restore VAC	S	A6CB	NO p
VACSV	D ₂ (B ₂)	Save VAC	S	A6CA	NO p
VAD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add (L)	VST	A410	IM
VADQ	VR ₁ ,FR ₃ ,VR ₂	Add (L)	QV	A590	IM
VADR	VR ₁ ,VR ₃ ,VR ₂	Add (L)	VV	A510	IM
VADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (L)	QST	A490	IM
VAE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add (S)	VST	A400	IM
VAEQ	VR ₁ ,FR ₃ ,VR ₂	Add (S)	QV	A580	IM
VAER	VR ₁ ,VR ₃ ,VR ₂	Add (S)	VV	A500	IM
VAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (S)	QST	A480	IM
VAQ	VR ₁ ,GR ₃ ,VR ₂	Add	QV	A5A0	IM
VAR	VR ₁ ,VR ₃ ,VR ₂	Add	VV	A520	IM
VAS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Add	QST	A4A0	IM
VC	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare	VST	A428	IC
VCD	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (L)	VST	A418	IC
VCDQ	M ₁ ,FR ₃ ,VR ₂	Compare (L)	QV	A598	IC
VCDR	M ₁ ,VR ₃ ,VR ₂	Compare (L)	VV	A518	IC
VCDS	M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (L)	QST	A498	IC
VCE	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (S)	VST	A408	IC IC
VCEQ	M ₁ ,FR ₃ ,VR ₂	Compare (S)	VV	A588	IC
VCER	M ₁ ,VR ₃ ,VR ₂	Compare (S)		A508	
VCES VCOVM	M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (S)	QST RRE	A488	IC NC c
VCQ	GR ₁ M ₁ ,GR ₃ ,VR ₂	Count Ones in VMR Compare	QV	A643 A5A8	NC c
VCR		Compare	VV	A528	IC
VCS	M ₁ ,VR ₃ ,VR ₂	•	QST		
VCVM	$M_1,GR_3,RS_2(RT_2)$	Compare Complement VMR	RRE	A4A8 A641	IC NC
VCZVM	GR ₁				
VDD		Count Left Zeros in VMR Divide (L)	RRE VST	A642 A413	NC c
VDDQ	VR ₁ ,VR ₃ ,RS ₂ (RT ₂) VR ₁ ,FR ₃ ,VR ₂				IM
VDDR		Divide (L)	۵۷	A593	IM
VDDS	VR_1,VR_3,VR_2 $VR_1,FR_3,RS_2(RT_2)$	Divide (L)		A513	IM
VDD3		Divide (L) Divide (S)	QST VST	A493 A403	IM
VDEQ	VR ₁ ,VR ₃ ,RS ₂ (RT ₂) VR ₁ ,FR ₃ ,VR ₂				IM
VDER		Divide (S)	VV	A583	IM
VDES	VR_1,VR_3,VR_2 $VR_1,FR_3,RS_2(RT_2)$	Divide (S)	QST	A503 A483	IM
VL	VR ₁ ,RS ₂ (RT ₂)	Divide (S) Load	VST	A409	IC
VLBIX		Load Bit Index		E428	
VLCDR	VR ₁ ,GR ₃ ,D ₂ (B ₂)		RSE VV		IG c IM
	VR ₁ ,VR ₂	Load Complement (L)		A552	
VLCER VLCR	VR ₁ ,VR ₂	Load Complement (S)	VV	A542 A562	IM IM
VLCK	VR ₁ ,VR ₂ RS ₂	Load Complement	VV	A681	NC
VLCVM		Load VMR Complement	VST	A681 A419	IC
VLDQ	VR ₁ ,RS ₂ (RT ₂)	Load (L)			-
VLDQ	VR ₁ ,FR ₂	Load (L)	QV	A599	IC IC
	VR ₁ ,VR ₂	Load (C)	VV	A519	
VLE VLEL	VR ₁ ,RS ₂ (RT ₂)	Load (S)	VST	A409	IC N1
VLELD	VR ₁ ,GR ₃ ,GR ₂	Load Element	VR	A628	
V LELU	VR ₁ ,FR ₃ ,GR ₂	Load Element (L)	VR	A618	N1

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
VLELE	VR ₁ ,FR ₃ ,GR ₂	Load Element (S)	VR	A608	N1
VLEQ	VR ₁ ,FR ₂	Load (S)	QV	A589	IC
VLER	VR ₁ ,VR ₂	Load (S)	VV	A509	IC
VLH	$VR_1,RS_2(RT_2)$	Load Halfword	VST	A429	IC
VLI	$VR_1, VR_3, D_2(B_2)$	Load Indirect	RSE	E400	IC
VLID	$VR_1, VR_3, D_2(B_2)$	Load Indirect (L)	RSE	E410	IC
VLIE	$VR_1, VR_3, D_2(B_2)$	Load Indirect (S)	RSE	E400	IC
VLINT	$VR_1,RS_2(RT_2)$	Load Integer Vector	VST	A42A	IC
VLM	VR ₁ ,RS ₂ (RT ₂)	Load Matched	VST	A40A	IC
VLMD	VR ₁ ,RS ₂ (RT ₂)	Load Matched (L)	VST	A41A	IC
VLMDQ	VR ₁ ,FR ₂	Load Matched (L)	QV	A59A	IC
VLMDR	VR ₁ ,VR ₂	Load Matched (L)	VV	A51A	IC
VLME	VR ₁ ,RS ₂ (RT ₂)	Load Matched (S)	VST	A40A	IC
VLMEQ	VR ₁ ,FR ₂	Load Matched (S)	QV	A58A	IC
VLMER	VR ₁ ,VR ₂	Load Matched (S)	VV	A50A	IC
VLMQ	VR ₁ ,GR ₂	Load Matched	QV	A5AA	IC
VLMR	VR ₁ ,VR ₂	Load Matched	VV	A50A	IC
VLNDR	VR ₁ ,VR ₂	Load Negative (L)	VV	A551	IM
VLNER	VR ₁ ,VR ₂	Load Negative (S)	VV	A541	IM
VLNR	VR ₁ ,VR ₂	Load Negative	VV	A561	IM
VLPDR	VR ₁ ,VR ₂	Load Positive (L)	VV	A550	IM
VLPER	VR ₁ ,VR ₂	Load Positive (S)	VV	A540	IM
VLPR	VR ₁ ,VR ₂	Load Positive	VV	A560	IM
VLQ	VR ₁ ,GR ₂	Load	QV	A5A9	IC
VLR	VR ₁ ,VR ₂	Load	VV	A509	IC
VLVCA	D ₂ (B ₂)	Load VCT from Address	S	A6C4	NO c
VLVCU	GR ₁	Load VCT and Update	RRE	A645	NO c
VLVM	RS ₂	Load VMR	VS	A680	NC
VLY	VR ₁ ,RS ₂ (RT ₂)	Load Expanded	VST	A40B	IC
VLYD	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (L)	VST	A41B	IC
VLYE	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (S)	VST	A40B	IC
VLZDR	VR ₁	Load Zero (L)	VV	A51B	IC
VLZER	VR ₁	Load Zero (S)	VV	A50B	iC
VLZR	VR ₁	Load Zero	VV	A50B	IC
VM	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply	VST	A422	IM
VMAD	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Add (L)	VST	A414	IM
VMADQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (L)	QV	A594	IM
VMADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (L)	QST	A494	IM
VMAE	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Add (S/L)	VST	A404	IM
VMAEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (S/L)	Qν	A584	IM

Floating-point operand lengths:

- (E) Extended source and result.
- (E/L) Extended source, long result.
- (L/E) Long source, extended result.
- (L) Long source and result.
- (L/S) Long source, short result.
- (S/L) Short source, long result.
- (S) Short source and result.

Notes:

- c. Condition code set.
- i. Interruptible instruction.
- n. New condition code loaded.
- p. Privileged instruction.
- Semiprivileged instruction. q.
- Execution in problem state and x. supervisor state differs.
 - Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT - VIX) elements processed.
- Interruptible; either (bit count in a general register) elements or IG: (section-size - VIX) elements processed, whichever is fewer.
- Interruptible; (VCT VIX) elements processed, vector-mask mode. IM:
- IP: Interruptible; (partial-sum-number - VIX) elements processed.
- Interruptible; (section-size) elements processed. IZ:
- NC: Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- N1: Not interruptible; one element processed.

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
VMAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (S/L)	QST	A484	IM
VMCD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Accumulate (L)	VST	A416	IM .
VMCDR	VR ₁ ,VR ₃ ,VR ₂	Multiply and Accumulate (L)	VV	A516	IM
VMCE	$VR_1, VR_3, RS_2(RT_2)$	Multiply and	VST	A406	IM
VMCER	VR ₁ ,VR ₃ ,VR ₂	Accumulate (S/L) Multiply and	VV	A506	IM
VMD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Accumulate (S/L)	VST	A412	IM
VMDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (L) Multiply (L)	QV	A592	IM
VMDR	VR ₁ ,VR ₃ ,VR ₂	Multiply (L)	VV	A512	IM
VMDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (L)	QST	A492	IM
VME	$VR_1, VR_3, RS_2(RT_2)$	Multiply (S/L)	VST	A402	IM
VMEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (S/L)	QV	A582	IM
VMER	VR ₁ ,VR ₃ ,VR ₂	Multiply (S/L)	VV	A502	IM
VMES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (S/L)	QST	A482	IM
VMNSD	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (L)	VR	A611	IM
VMNSE VMQ	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (S)	VR	A601	IM IM
VMR	VR ₁ ,GR ₃ ,VR ₂ VR ₁ ,VR ₃ ,VR ₂	Multiply Multiply	QV VV	A5A2 A522	IM
VMRRS	D ₂ (B ₂)	Restore VMR	S	A6C3	NZ
VMRSV	D ₂ (B ₂)	Save VMR	S	A6C1	NZ
VMS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Multiply	QST	A4A2	IM
VMSD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (L)	VST	A415	IM
VMSDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (L)	Qν	A595	IM
VMSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (L)	QST	A495	IM
VMSE	$VR_1, VR_3, RS_2(RT_2)$	Multiply and Subtract (S/L)	VST	A405	IM
VMSEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (S/L)	QV	A585	IM
VMSES	$VR_1,FR_3,RS_2(RT_2)$	Multiply and Subtract (S/L)	QST	A485	IM
VMXAD	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (L)	VR	A612	IM
VMXAE	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (S)	VR	A602	IM
VMXSD	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (L)	VR	A610	IM
VMXSE VN	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (S) AND	VR	A600 A424	IM IM
VNQ	VR ₁ ,VR ₃ ,RS ₂ (RT ₂) VR ₁ ,GR ₃ ,VR ₂	AND	VST QV	A424 A5A4	IM
VNR	VR ₁ , VR ₃ , VR ₂	AND	VV	A524	IM
VNS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	AND	QST	A4A4	IM
VNVM	RS ₂	AND to VMR	vs	A684	NC
VO	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	OR	VST	A425	IM
VOQ	VR ₁ ,GR ₃ ,VR ₂	OR	QV	A5A5	IM
VOR	VR ₁ ,VR ₃ ,VR ₂	OR	VV	A525	IM
vos	$VR_1,GR_3,RS_2(RT_2)$	OR	QST	A4A5	IM
VOVM	RS ₂	OR to VMR	VS	A685	NC
VRCL	D ₂ (B ₂)	Clear VR	S	A6C5	IZ
VRRS	GR ₁	Restore VR	RRE	A648	IZ xc
VRSV	GR₁	Save VR	RRE	A64A	IZ c
VRSVC VS	GR ₁ VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Save Changed VR Subtract	RRE VST	A649 A421	IZ pc IM
VSD	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Subtract (L)	VST	A411	IM
VSDQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (L)	αV	A591	IM
VSDR	VR ₁ ,VR ₃ ,VR ₂	Subtract (L)	VV	A511	łM
VSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (L)	QST	A491	IM ·
VSE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (S)	VST	A401	IM
VSEQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (S)	QV	A581	IM
VSER	VR ₁ ,VR ₃ ,VR ₂	Subtract (S)	VV	A501	IM
VSES	$VR_1,FR_3,RS_2(RT_2)$	Subtract (S)	QST	A481	łM
VSLL	VR ₁ , VR ₃ , D ₂ (B ₂)	Shift Left Single Logical	RSE	E425	IM
VSPSD	VR ₁ ,FR ₂	Sum Partial Sums (L)	VR	A61A	IP
VSQ	VR ₁ ,GR ₃ ,VR ₂	Subtract	Q۷	A5A1	IM
VSR	VR ₁ ,VR ₃ .VR ₂	Subtract	VV	A521	IM IM
VSRL	$VR_1, VR_3, D_2(B_2)$	Shift Right Single Logical	RSE	E424	HVI

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Clas	
VSRRS	D ₂ (B ₂)	Restore VSR	s	A6C2	ΙZ	×
VSRSV	$D_2(B_2)$	Save VSR	S	A6C0	NO	×
VSS	$VR_1,GR_3,RS_2(RT_2)$	Subtract	QST	A4A1	IM	
VST	$VR_1,RS_2(RT_2)$	Store	VST	A40D	IC	
VSTD	$VR_1,RS_2(RT_2)$	Store (L)	VST	A41D	IC	
VSTE	$VR_1,RS_2(RT_2)$	Store (S)	VST	A40D	IC	
VSTH	$VR_1,RS_2(RT_2)$	Store Halfword	VST	A42D	IC	
VSTI	$VR_1, VR_3, D_2(B_2)$	Store Indirect	RSE	E401	IC	
VSTID	$VR_1, VR_3, D_2(B_2)$	Store Indirect (L)	RSE	E411	IC	
VSTIE	$VR_1, VR_3, D_2(B_2)$	Store Indirect (S)	RSE	E401	IC	
VSTK	$VR_1,RS_2(RT_2)$	Store Compressed	VST	A40F	IC	
VSTKD	$VR_1,RS_2(RT_2)$	Store Compressed (L)	VST	A41F	IC	
VSTKE	$VR_1,RS_2(RT_2)$	Store Compressed (S)	VST	A40F	IC	
VSTM	$VR_1,RS_2(RT_2)$	Store Matched	VST	A40E	IC	
VSTMD	VR ₁ ,RS ₂ (RT ₂)	Store Matched (L)	VST	A41E	IC	
VSTME	$VR_1,RS_2(RT_2)$	Store Matched (S)	VST	A40E	IC	
VSTVM	RS ₂	Store VMR	VS	A682	NC	
VSTVP	$D_2(B_2)$	Store Vector Parameters	S	A6C8	NO	
VSVMM	$D_2(B_2)$	Set Vector Mask Mode	S	A6C6	NO	
VTVM		Test VMR	RRE	A640	NC	С
VX	$VR_1, VR_3, RS_2(RT_2)$	Exclusive OR	VST	A426	IM	
VXEL	VR ₁ ,GR ₃ ,GR ₂	Extract Element	VR	A629	N1	
VXELD	VR ₁ ,FR ₃ ,GR ₂	Extract Element (L)	VR	A619	N1	
VXELE	VR ₁ ,FR ₃ ,GR ₂	Extract Element (S)	VR	A609	N1	
VXQ	VR ₁ ,GR ₃ ,VR ₂	Exclusive OR	QV	A5A6	IM	
VXR	VR ₁ ,VR ₃ ,VR ₂	Exclusive OR	VV	A526	IM	
VXS	$VR_1,GR_3,RS_2(RT_2)$	Exclusive OR	QST	A4A6	IM	
VXVC	GR ₁	Extract VCT	RRE	A644	NO	
VXVM	RS ₂	Exclusive OR to VMR	VS	A686	NC	
VXVMM	GR ₁	Extract Vector Mask Mode	RRE	A646	NO	
VZPSD	VR ₁	Zero Partial Sums (L)	VR	A61B	ΙP	
WRD	D ₁ (B ₁),l ₂	Write Direct	SI	84		р
X	$R_1,D_2(X_2,B_2)$	Exclusive OR	RX	57		С
XC	$D_1(L,B_1),D_2(B_2)$	Exclusive OR	SS	D7		С
ΧI	$D_1(B_1), I_2$	Exclusive OR	SI	97		С
XR	R ₁ ,R ₂	Exclusive OR	RR	17		С
ZAP	D1(L1,B1),D2(L2,B2)	Zero and Add	SS	F8		С
	Model-dependent	Diagnose		83		ру

- Interruptible instruction.
- New condition code loaded. n.
- Privileged instruction. p.
- q. Semiprivileged instruction.
- x. Execution in problem state and supervisor state differs.
- y. Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

IC: Interruptible; (VCT - VIX) elements processed.

IG: Interruptible; either (bit count in a general register) elements or (section-size - VIX) elements processed, whichever is fewer.

Interruptible; (VCT - VIX) elements processed, vector-mask mode. IM:

IP: Interruptible; (partial-sum-number - VIX) elements processed.

١Z: Interruptible; (section-size) elements processed.

NC: Not interruptible; (VCT) elements processed.

NZ: Not interruptible; (section-size) elements processed.

NO: Not interruptible; no elements processed (VSR/VAC housekeeping).

N1: Not interruptible; one element processed.

By Operation Code

Dy Opc							
Op Code	Mne- monic		Op Code	Mne- monic		Op Code	Mne- monic
04	SPM		47	BC	I	9C00	SIO
05	BALR		48	LH	1	9C01	SIOF
06	BCTR		49	СН	1	9C02	RIO
07	BCR		4A	AH	1 1	9D00	TIO
08	SSK		4B	SH	1 (9D01	CLRIO
09	ISK		4C	MH	1 1	9E00	HIO
0A	SVC		4D	BAS	1	9E01	HDV
OD	BASR		4E	CVD		9F00	TCH
OE	MVCL		4F	CVB	1 1	9F01	CLRCH
OF	CLCL		50	ST	1 1	A400	VAE
10	LPR		54	N	1 1	A401	VSE
11	LNR		55	CL	1 1	A402	VME
12	LTR		56	0	1 1	A403	VDE
13	LCR		57	X	1 1	A404	VMAE
14	NR		58	L	1 1	A405	VMSE
15	CLR		59	С	1 1	A406	VMCE
16	OR		5A	Α	1 1	A407	VACE
17	XR		5B	S		A408	VCE
18	LR		5C	M	1 1	A409	VL
19	CR		5D	D	1 1	A409	VLE
1A	AR		5E	AL		A40A	VLM
1B	SR		5F	SL	1 1	A40A	VLME
1C	MR		60	STD		A40B	VLY
1D	DR		67	MXD	1 1	A40B	VLYE
1 E	ALR		68	LD	1 1	A40D	VST
1F	SLR		69	CD	1 1	A40D	VSTE
20	LPDR		6A	AD	1 1	A40E	VSTM
21	LNDR		6B	SD		A40E A40F	VSTME
22	LTDR		6C	MD		A40F A40F	VSTK VSTKE
23	LCDR		6D	DD	1 1	A410	VAD
24	HDR		6E 6F	AW SW	1 1	A410	VAD
25 26	LRDR MXR		70	STE	1 1	A412	VMD
27	MXDR		78	LE	1 1	A413	VDD
28	LDR		79	CE	1 1	A414	VMAD
29	CDR		7A	AE	1 1	A415	VMSD
2A	ADR		7B	SE	1 1	A416	VMCD
2B	SDR		7C	ME	1 1	A417	VACD
2C	MDR		7D	DE		A418	VCD
2D	DDR		7E	ΑU		A419	VLD
2E	AWR		7F	SU	1 1	A41A	VLMD
2F	SWR		80	SSM	1 1	A41B	VLYD
30	LPER		82	LPSW	H	A41D	VSTD
31	LNER		83	Diagnose		A41E	VSTMD
32	LTER		84	WRD	1	A41F	VSTKD
33	LCER		85	RDD	1 1	A420	VA
34	HER		86	BXH	1 1	A421	VS
35	LRER		87	BXLE	1 1	A422	VM
36	AXR		88	SRL		A424	VN
37	SXR		89	SLL		A425	VO
38	LER CER		8A	SRA	1 1	A426	VX
39 3A	AER		8B 8C	SLA SRDL		A428 A429	VC VLH
3A 3B	SER						
3C	MER		8D 8E	SLDL SRDA		A42A A42D	VLINT VSTH
3D	DER		8F	SLDA	1	A420	VAES
3E	AUR		90	STM		A480	VSES
3F	SUR		91	TM		A482	VMES
40	STH		92	MVI		A483	VDES
41	LA	l	93	TS		A484	VMAES
42	STC		94	NI		A485	VMSES
43	IC		95	CLI		A488	VCES
44	EX	l	96	OI	1	A490	VADS
45	BAL	l	97	ΧI	1	A491	VSDS
46	ВСТ	l	98_	LM	1	A492	VMDS
12							

By Operation Code (Cont'd)

by Ope	by Operation Code (Cont d)							
Op Code	Mne- monic		Op Code	Mne- monic		Op Code	Mne- monic	
A493	VDDS		A598	VCDQ		B208	SPT	
A494	VMADS		A599	VLDQ	1	B209	STPT	
A495	VMSDS		A59A	VLMDQ		B20A	SPKA	
A498	VCDS		A5A0	VAQ		B20B	IPK	
A4A0	VAS		A5A1	vsa		B20D	PTLB	
A4A1	VSS	ĺ	A5A2	VMQ		B210	SPX	
A4A2	VMS		A5A4	VNQ		B211	STPX	
A4A4	VNS		A5A5	νοα		B212	STAP	
A4A5	vos		A5A6	VXQ	1	B213	RRB	
A4A6 A4A8	VXS		A5A8	vca		B218	PC	
A500	VCS VAER		A5A9	VLQ		B219	SAC	
A500	VSER		A5AA A600	VLMQ VMXSE		B221 B223	IPTE IVSK	
A502	VMER		A601	VMNSE		B223	IAC	
A503	VDER		A602	VMXAE		B225	SSAR	
A506	VMCER		A608	VLELE		B226	EPAR	
A507	VACER		A609	VXELE	1	B227	ESAR	
A508	VCER		A610	VMXSD		B228	PT	
A509	VLER		A611	VMNSD		B229	ISKE	
A509	VLR		A612	VMXAD		B22A	RRBE	
A50A	VLMER		A618	VLELD		B22B	SSKE	
A50A	VLMR		A619	VXELD		B22C	ТВ	
A50B	VLZER		A61A	VSPSD		В6	STCTL	
A50B	VLZR		A61B	VZPSD		B7	LCTL	
A510	VADR		A628	VLEL		BA	CS	
A511	VSDR		A629	VXEL		BB	CDS	
A512	VMDR		A640	VTVM		BD	CLM	
A513	VDDR		A641	VCVM		BE	STCM	
A516	VMCDR		A642	VCZVM	1	BF	ICM	
A517	VACDR		A643	VCOVM		D1	MVN	
A518 A519	VCDR		A644	VXVC		D2	MVC	
A519	VLDR VLMDR	1	A645	VLVCU	1	D3 D4	MVZ NC	
A51B	VLVIDR	1	A646 A648	VXVMM VRRS		D5	CLC	
A520	VAR	l	A649	VRSVC		D6	OC	
A521	VSR	[A64A	VRSV		D7	XC	
A522	VMR		A680	VLVM		D9	MVCK	
A524	VNR	l	A681	VLCVM		DA	MVCP	
A525	VOR	l	A682	VSTVM		DB	MVCS	
A526	VXR		A684	VNVM	1	DC	TR	
A528	VCR		A685	VOVM		DD	TRT	
A540	VLPER		A686	VXVM		DE	ED	
A541	VLNER		A6C0	VSRSV		DF	EDMK	
A542	VLCER		A6C1	VMRSV		E400	VLI	
A550	VLPDR		A6C2	VSRRS		E400	VLIE	
A551	VLNDR		A6C3	VMRRS		E401	VSTI	
A552	VLCDR		A6C4	VLVCA		E401	VSTIE	
A560	VLPR		A6C5	VRCL	1	E410	VLID	
A561 A562	VLNR VLCR		A6C6 A6C8	VSVMM VSTVP		E411 E424	VSTID VSRL	
A580	VAEQ		A6CA	VACSV	1	E424	VSLL	
A580	VSEQ		A6CB	VACSV		E428	VSLL	
A582	VMEQ		AC	STNSM	1	E500	LASP	
A583	VDEQ		AD	STOSM		E501	TPROT	
A584	VMAEQ		AE	SIGP		E8	MVCIN	
A585	VMSEQ		AF	MC		FO FO	SRP	
A588	VCEQ		B1	LRA		F1	MVO	
A589	VLEQ		B200	CONCS		F2	PACK	
A58A	VLMEQ		B201	DISCS		F3 -	UNPK	
A590	VADQ		B202	STIDP		F8	ZAP	
A591	VSDQ		B203	STIDC		F9	CP	
A592	VMDQ		B204	SCK		FA	AP	
A593	VDDQ		B205	STCK		FB	SP	
A594	VMADQ		B206	SCKC		FC	MP	
A595	VMSDQ		B207	STCKC	1	FD	DP	

CONDITION CODES

CONDITION CODES				
Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Binary and Logical Instructions (See Note)				
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
AND	Zero	Not zero		
Compare	Equal	First op low	First op high	
Compare and Swap	Equal	Not equal		
Compare Double and Swap	Equal	Not equal		
Compare Halfword	Equal	First op low	First op high	
Compare Logical	Equal	First op low	First op high	
Compare Logical Characters under Mask	Equal, or mask is zero	First op low	First op high	
Compare Logical Long	Equal, or lengths both = 0	First op low	First op high	
Exclusive OR	Zero	Not zero		
Insert Characters under Mask	All zero, or mask is zero	Leftmost bit = 1	Not zero, but with leftmost bit = 0	
Load and Test	Zero	< Zero	> Zero	
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero		
Load Positive	Zero		> Zero	Overflow
Move Long	Operand lengths equal	First op shorter	First op longer	Overlap
OR	Zero	Not zero		
Set Program Mask	See Note	See Note	See Note	See Note
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	
Shift Right Single	Zero	< Zero	> Zero	
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical		Not zero, no carrry	Zero, carry	Not zero, carry
Test and Set	Leftmost bit zero	Leftmost bit one		
Test under Mask	All zeros, or mask is zero	Mixed 0's and 1's		All ones
Translate and Test	All zeros	Not zero, scan incomplete	Not zero, scan complete	

Note: Vector instructions with binary or logical operands do not set the condition code. For Set Program Mask, the condition code is loaded from bits 2 and 3 of the first operand.

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Decimal Instructions				
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	
Edit	Zero	< Zero	> Zero	
Edit and Mark	Zero	< Zero	> Zero	
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow
Subtract Decimal	Zero	< Zero	> Zero	Overflow
Zero and Add	Zero	< Zero	> Zero	Overflow
Floating-Point Instructions (See Note)				
Add Normalized	Zero	< Zero	> Zero	
Add Unnormalized	Zero	< Zero	> Zero	
Compare	Equal	First op low	First op high	
Load and Test	Zero	< Zero	> Zero	
Load Complement	Zero	< Zero	> Zero	
Load Negative	Zero	< Zero		
Load Positive	Zero		> Zero	
Subtract Normalized	Zero	< Zero	> Zero	
Subtract Unnormalized	Zero	< Zero	> Zero	
General Instructions				
Count Left Zeros in VMR	Active bits all zeros	Active bits 0's and 1's		Active bits all ones
Count Ones in VMR	Active bits all zeros	Active bits 0's and 1's		Active bits all ones
Load Bit Index	VCT = 0 and bit count = 0	VCT = 0 and bit count < 0	VCT = section size and bit count > 0	VCT > 0 and bit count not > 0
Load VCT and Update	VCT = 0 and new count = 0	VCT = 0 and new count < 0	VCT = section size and new count > 0	VCT > 0 and new count = 0
Load VCT from Address	VCT = 0 and eff addr = 0	VCT = 0 and eff addr < 0	VCT = section size and eff addr > section size	VCT > 0 and eff addr ≤ section size

Note: Vector instructions with floating-point operands do not set the condition code.

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions (Continued)				
Restore VR	VR14-pair examined and not loaded	VR-pair (other than VR14-pair) examined and not loaded	VR14-pair loaded	VR-pair (other than VR14-pair) loaded
Save VR	VR14-pair examined and not stored	VR-pair (other than VR14-pair) examined and not stored	VR14-pair stored	VR-pair (other than VR14-pair) stored
Store Clock	Set state	Not-set state	Error state	Stopped state or not oper
Test VMR	Active bits all zeros	Active bits 0's and 1's		Active bits all ones
Control Instructions				
Connect Channel Set	Successful	Connected to other CPU		Not oper
Diagnose	See Note	See Note	See Note	See Note
Disconnect Channel Set	Successful	Connected to other CPU		Not oper
Insert Address Space Control	Zero	One	Tricks Bridge	
Load Address Space Parameters	Parameters loaded	Primary not available	Secondary not auth- orized or not available	Space- switch event
Load PSW	See Note	See Note	See Note	See Note
Load Real Address	Translation available	Segment- table entry invalid	Page- table entry invalid	Table length exceeded
Move to Primary	Length ≤ 256			Length > 256
Move to Secondary	Length ≤ 256			Length > 256
Move with Key	Length ≤ 256			Length > 256
Reset Reference Bit	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1
Reset Reference Bit Extended	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1

Note: For Diagnose, the resulting condition code is model-dependent. For Load PSW, the condition code is loaded from a field of the second operand (the new PSW's condition code field).

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Control Instructions (Continued)				
Save Changed VR	VR14-pair examined and not stored	VR-pair (other than VR14-pair) examined and not stored	VR14-pair stored	VR-pair (other than VR14-pair) stored
Set Clock	Set	Secure		Not oper
Signal Processor	Accepted	Status stored	Busy	Not oper
Test Block	Usable	Unusable		
Test Protection	Fetch and store allowed	Fetch allowed; no store allowed	No fetch or store allowed	Translation not available
Input/Output Instructions				i
Clear Channel	Reset signaled		Channel busy	Not oper
Clear I/O	No oper- ation in progress	CSW stored	Channel busy	Not oper
Halt Device	Busy or interruption pending	CSW stored	Channel working	Not oper
Halt I/O	Interruption pending	CSW stored	Burst op stopped	Not oper
Resume I/O	Successful			Not oper
Start I/O	Successful	CSW stored	Busy	Not oper
Start I/O Fast Release	Successful	CSW stored	Busy	Not oper
Store Channel ID	Chan ID stored	CSW stored	Busy	Not oper
Test Channel	Available	Interruption pending	Working in burst mode	Not oper
Test I/O	Available	CSW stored	Busy	Not oper

ASSEMBLER INSTRUCTIONS

Function	Mnemonic	Meaning
Data definition	DC DS CCW CCW0** CCW1**	Define constant Define storage Define channel command word Define format-0 channel command word Define format-1 channel command word
Program sectioning and linking	START LOCTR** CSECT DSECT DXD* CXD* COM AMODE** RMODE** ENTRY EXTRN WXTRN	Start assembly Specify multiple location counters Identify control section Identify dummy section Define external dummy section Cumulative length of external dummy section Identify blank common control section Specify addressing mode Specify residence mode Identify entry-point symbol Identify external symbol Identify weak external symbol
Base register assignment	USING DROP	Use base address register Drop base address register
Control of listings	TITLE EJECT SPACE PRINT	Identify assembly output Start new page Space listing Print optional data
Program Control	ICTL ISEQ PUNCH REPRO ORG EQU OPSYN* PUSH* POP* LTORG CNOP COPY END	Input format control Input sequence checking Punch a card Reproduce following card Set location counter Equate symbol Equate operation code Save current PRINT or USING status Restore PRINT or USING status Begin literal pool Conditional no operation Copy predefined source coding End assembly
Macro definition	MACRO MEXIT MEND AREAD**	Macro definition header Macro definition exit Macro definition trailer Assign card to SETC symbol
Conditional assembly	ACTR AGO AIF ANOP GBLA GBLB GBLC LCLA LCLB LCLC MNOTE MHELP** SETA SETB SETC	Conditional assembly loop counter Unconditional branch Conditional branch Assembly no operation Define global SETA symbol Define global SETC symbol Define local SETC symbol Define local SETB symbol Define local SETB symbol Define local SETC symbol Generate error message Trace macro flow Set arithmetic variable symbol Set binary variable symbol Set character variable symbol

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

^{*}Not for use with the DOS/VSE Assembler.

^{**}Assembler H Version 2 only.

EXTENDED MNEMONIC INSTRUCTIONS

Use	Extended Mne- monic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
General	B or BR NOP or NOPR	Unconditional Branch No Operation	BC or BCR 15, BC or BCR 0,
After Compare Instructions (A:B)	BH or BHR BL or BLR BE or BER BNH or BNHR BNL or BNLR BNE or BNER	Branch on A High Branch on A Low Branch on A Equal B Branch on A Not High Branch on A Not Low Branch on A Not Equal B	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 13, BC or BCR 11, BC or BCR 7,
After Arithmetic Instructions	BP or BPR BM or BMR BZ or BZR BO or BOR BNP or BNPR BNM or BNMR BNZ or BNZR BNO or BNOR	Branch on Plus Branch on Minus Branch on Zero Branch on Overflow Branch on Not Plus Branch on Not Minus Branch on Not Zero Branch on No Overflow	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 1, BC or BCR 13, BC or BCR 11, BC or BCR 7, BC or BCR 14,
After Test under Mask Instruction	BO or BOR BM or BMR BZ or BZR BNO or BNOR BNM or BNMR BNZ or BNZR	Branch if Ones Branch if Mixed Branch if Zeros Branch if Not Ones Branch if Not Mixed Branch if Not Zeros	BC or BCR 1, BC or BCR 4, BC or BCR 8, BC or BCR 14, BC or BCR 11, BC or BCR 7,

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

CNOP ALIGNMENT

DOUBLEWORD							
WORD					WORD		
HALF	HALFWORD HALFWORD			HALFWORD		HALFWORD	
BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE
>		>		<u> </u>			
0,4		2,4 2,8		0,4 4,8		2,4 6,8	

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

SUMMARY OF CONSTANTS

Туре	implied Length, Bytes	Alignment	Format	Trunca- tion/ Padding
С	_	byte	characters	right
G**	(even)	byte	graphic (double-byte) characters	right
X	_	byte	hexadecimal digits	left
В	-	byte	binary digits	left
F	4	word	fixed-point binary	left
Н	2	halfword	fixed-point binary	left
E	4	word	short floating-point	right
D	8	doubleword	long floating-point	right
] L	16	doubleword	extended floating-point	right
P	-	byte	packed decimal	left
Z	_	byte	zoned decimal	left
Α	4	word	value of address	left
Y	2	halfword	value of address	left
S	2	halfword	address in base-displacement form	-
V	4	word	externally defined address value	left
Q*	4	word	symbol naming a DXD or DSECT	left

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

^{*}Second operand, not shown, is D₂(X₂,B₂) for RX format and R₂ for RR format.

^{*}Not for use with the DOS/VSE Assembler.

^{**}Assembler H Version 2 only.

FIXED STORAGE LOCATIONS

Area,	Addr	Hex	EC	
dec.	type	addr	only	Function
0- 7	Α	0		Initial-program-loading PSW
0- 7	R	0		Restart new PSW
8- 15	A	8		Initial-program-loading CCW1
8- 15 16- 23	R	8 10		Restart old PSW Initial-program-loading CCW2
24- 31	R	18		External old PSW
32- 39	R	20		Supervisor-call old PSW
40- 47	R	28		Program old PSW
48- 55	R	30		Machine-check old PSW
56- 63	R	38		Input/output old PSW
64- 71	R	40		Channel-status word (see diagram)
72- 75	R	48	į	Channel-address word (see diagram)
80- 83	R	50	Ì	Interval timer
84- 87	L	54		Trace-table designation (0 control, 8-31 address)
88- 95	R	58		External new PSW
96-103	R	60		Supervisor-call new PSW
104-111	R	68		Program new PSW
112-119	R	70		Machine-check new PSW
120-127	R	78 80		Input/output new PSW
128-131 132-133	R	84		External-interruption parameter for service signal
132-133	, n	04		CPU address associated with external interruption, or unchanged
132-133	R	84	х	CPU address associated with external interruption, or
102-100		07	^	zeros
134-135	R	86	х	External-interruption code (see table)
136-139	R	88	х	SVC interruption (0-12 zeros, 13-14 ILC, 15:0, 16-31
				code)
140-143	R	8C	Х	Program interruption (0-12 zeros, 13-14 ILC, 15:0,
		:		16-31 code)
144-147	R	90	Х	Translation-exception ID (see table)
148-149	R	94		Monitor class (0-7 zeros, 8-15 class number)
150-151	R	96	X	PER code (0-3 code, 4-15 zeros)
152-155	R	98	Х	PER address (0-7 zeros, 8-31 address)
156-159 168-171	R	9C A8		Monitor code (0-7 zeros, 8-31 code) Channel ID (0-3 type, 4-15 model, 16-31 max. IOEL
100-171		AO		length)
172-175	R	AC		I/O-extended-logout address (0-7 unused, 8-31
	1			address)
176-179	R	во		Limited channel logout (see diagram)
185	R	В9	х	Measurement byte (0-1 delay, 2-4 count, 5-7 zeros)
186-187	R	BA	Х	I/O address
216-223	Α	D8	İ	Store-status CPU-timer save area
216-223	R	D8	i	Machine-check CPU-timer save area
224-231	Α	EO		Store-status clock-comparator save area
224-231	R	EO		Machine-check clock-comparator save area
232-239	R	E8		Machine-check-interruption code (see diagram)
244-247 248-251	R	F4 F8		External-damage code (see diagram)
252-255	R	FC		Failing-storage address (0-5 zeros, 6-31 address) Region code*
256-263	A	100		Store-status PSW save area
256-263	R	100	l	Fixed-logout area*
264-267	A	108		Store-status prefix save area
268-271	A	10C	1	Store-status model-dependent save area*
352-383	Α	160		Store-status floating-point-register save area
352-383	R	160	1	Machine-check floating-point-register save area
384-447	Α	180	l	Store-status general-register save area
384-447	R	180	1	Machine-check general-register save area
448-511	Α	1C0		Store-status control-register save area
448-511	R	1C0		Machine-check control-register save area
795	L	31B		CPU identity for DAS tracing
A = Absol	ute add	iress		

A = Absolute address

L = Logical address

R = Real address

^{*}Contents may vary among models; see System Library manuals for specific model.

CONTROL REGISTERS

CR	Bits	Name of Field	Associated with	Init*
0	0 1 2 3 4 5 7 8-12 14 16 17 18 19 20 21 22 24 25	Block-multiplexing control SSM-suppression control TOD-clock-sync control Low-address-protection control Extraction-authority control Secondary-space control Storage-key exception control Translation format Vector control Malfunction-alert subclass mask Emergency-signal subclass mask External-call subclass mask TOD-clock sync-check subclass mask Clock-comparator subclass mask CPU-timer subclass mask Interval-timer subclass mask Interval-timer subclass mask	Block multiplexing SSM instruction Multiprocessing Low-address protection Instruction authorization Instruction authorization Storage-key 4K-byte block Dynamic address translation Vector operations Multiprocessing Multiprocessing Multiprocessing Multiprocessing Clock comparator CPU timer Service signal Interval timer	0 0 0 0 0 0 0 0 0 0 0 0
	26 26	External-signal subclass mask	Interrupt key External signals	1
1	0-7 8-25 31	Primary segment-table length Primary segment-table origin Space-switch-event control	Dynamic address translation Dynamic address translation Program interruptions	0 0 0
2	0-31	Channel masks	I/O interruptions	1
3	0-15 16-31	PSW-key mask Secondary ASN	Instruction authorization Address spaces	0
4	0-15 16-31	Authorization index Primary ASN	Instruction authorization Address spaces	0 0
5	0 8-24 25-31	Subsystem-linkage control Linkage-table origin Linkage-table length	Instruction authorization PC-number translation PC-number translation	0 0
7	0-7 8-25	Secondary segment-table length Secondary segment-table origin	Dynamic address translation Dynamic address translation	0
8	16-31	Monitor masks	MC instruction	0
9	0 1 2 3 16-31	Successful-branching-event mask Instruction-fetching-event mask Storage-alteration-event mask GR-alteration-event mask PER general-register masks	Program-event recording Program-event recording Program-event recording Program-event recording Program-event recording	0 0 0 0
10	8-31	PER starting address	Program-event recording	0
11	8-31	PER ending address	Program-event recording	0
14	0 1 2 4 5 6 7 8 9 12 20-31	Check-stop control Synchronous-MCEL control I/O-extended-logout control Recovery subclass mask Degradation subclass mask External-damage subclass mask Warning subclass mask Asynchronous-MCEL control Asynchronous-fixed-logout control ASN-first-table origin	Machine-check handling Machine-check handling I/O extended logout Machine-check handling	1 1 0 0 0 1 0 0 0
15	8-28	MCEL address	Machine-check handling	512

^{*}Value after initial CPU reset.

VECTOR-STATUS REGISTER

0000 0000 00	00 000 M	VCT	VIX	VIU	VCH
0	1516		32	48	56 63

15 (M) Vector-mask-mode bit


16-31 (VCT) Vector count
32-47 (VIX) Vector interruption index
48-55 (VIU) Vector in-use bits
56-63 (VCH) Vector change bits

PROGRAM-STATUS WORD (EC Mode)

O R	000	T	E	PSW key	c	ММ	/P	s	0	СС	Program mask		0000 0000
ō			1	В	12					18	20	24	31
0000 0000				lr	str	uctio	n address						
32			40										63

- 1 (R) Program-event-recording mask
- 5 (T = 1) DAT mode
- 6 (I) Input/output mask
- 7 (E) External mask
- 12 (C = 1) Extended-control mode 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 16 (S = 1) Secondary-space mode
- 18-19 (CC) Condition code
- 20 Fixed-point-overflow mask
- 21 Decimal-overflow mask 22 Exponent-underflow mask
- 23 Significance mask

PROGRAM-STATUS WORD (BC Mode)



ILC	СС	Program mask	Instruction add	iress
32	34	36	ın	63

- 0.5 Channel 0 to 5 masks
- 6 Mask for channel 6 and up
- 7 (E) External mask
- 12 (C = 0) Basic-control mode
- 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 32-33 (ILC) Instruction-length code
- 34-35 (CC) Condition code
- 36 Fixed-point-overflow mask
- 37 Decimal-overflow mask
- 38 Exponent-underflow mask
- 39 Significance mask

EXTERNAL-INTERRUPTION CODES

For EC mode, at real storage address 134-135 (hex 86-87) For BC mode, at real storage address 26-27 (hex 1A-1B)

Code (binary)		Condition	Code (bina	ry)	Condition	
00000000	ee1eeee eee1eee eeee1ee eeeee1ee eeeeee1e	Interrupt key External sig 2 External sig 3	00010010 00010010 00010000 00010000 00010000	00000001 00000010 00000011 00000100 00000101	TOD-clock-sync check Clock comparator CPU timer	

e- if 1, the bit indicates a concurrent external interruption condition.

PROGRAM-INTERRUPTION CODES

For EC mode, at real storage address 142-143 (hex 8E-8F) For BC mode, at real storage address 42-43 (hex 2A-2B)

Code (hex)	Condition
0001	Operation exception
0002	Privileged-operation exception
0003	Execute exception
0004	Protection exception
0005	Addressing exception
0006	Specification exception
0007	Data exception
nn08*	Fixed-point overflow exception
0009	Fixed-point divide exception
000A	Decimal-overflow exception
000B	Decimal-divide exception
nn0C*	Exponent-overflow exception
nn0D*	Exponent-underflow exception
nn0E*	Significance exception
nn0F*	Floating-point divide exception
0010	Segment-translation exception
0011	Page-translation exception
0012	Translation-specification exception
0013	Special-operation exception
0017	ASN-translation specification exception
0019	Vector-operation exception
001C	Space-switch event
nn1E*	Unnormalized-operand exception
001F	PC-translation specification exception
0020	AFX-translation exception
0021	ASX-translation exception
0022	LX-translation exception
0023	EX-translation exception
0024	Primary-authority exception
0025	Secondary-authority exception
0040	Monitor event
0800	PER event (code may be combined with another code)

^{*}Use the Exception-Extension Code table below for bits 0-7 (nn) of the program-interruption code.

EXCEPTION-EXTENSION CODE

01 4-byte result



Bit	Meaning
O(a)	Arithmetic-partial-completion bit
	O Completion or suppression of instruction and bits 1-7 of the exception-extension code are also zero
	1 Partial completion of vector instruction
1(v)	Arithmetic-result location
	O Scalar register
	1 Vector register
2-3(wv	w) Arithmetic-result width

10 8-byte result
4-7(rrr) Register number of result designated by the interrupted instruction

DYNAMIC ADDRESS TRANSLATION

Dynamic-Address-Translation Format

				Virtual -Address F			
Cntl Reg 0	Segment	Page		Segment	Page	Byte	
Bits 8 - 12	Size	Size		Index	Index	Index	
0 1 0 0 0	64K	2K	Bits	8-15	16-20	21-31	
0 1 0 1 0	1M	2K	0-7	8-11	12-20	21-31	
1 0 0 0 0	64K	4K	are	8-15	16-19	20-31	
1 0 0 1 0	1M	4K	ignored	8-11	12-19	20-31	

Any other combination of bits 8-12 of control register 0 is invalid for translation. 1M-byte segments are not provided on some models; 2K-byte pages are not provided on some models.


Segment-Table Entry

PT length	0000*	Page-table origin	Р	С	1	
0	4	8 2	9 :	30 3	31	

^{29 (}P) Segment-protection bit.

- 30 (C) Common-segment bit
- 31 (I) Segment-invalid bit *Normally zeros; ignored on some models.

Page-Table Entry (4K)



Page-Table Entry (2K)

Page-frame real address		1	0	
0	1	3	14	15

^{13 (}I) Page-invalid bit

TRANSLATION-EXCEPTION IDENTIFICATION

At real storage location 144-147 (hex 90-93)

Interruption Code	Format of the Information Stored
0010 (4K pg)	0 secondary address, 1-7 zeros, 8-19 address, 20-31 unpredictable
0010 (2K pg)	0 secondary address, 1-7 zeros, 8-20 address, 21-31 unpredictable
0011 (4K pg)	O secondary address, 1-7 zeros, 8-19 address, 20-31 unpredictable
0011 (2K pg)	O secondary address, 1-7 zeros, 8-20 address, 21-31 unpredictable
001C	0 old space-switch-event control, 1-15 zeros, 16-31 old PASN
0020	0-15 zeros, 16-31 address-space number
0021	0-15 zeros, 16-31 address-space number
0022	0-11 zeros, 12-31 program-call number
0023	0-11 zeros, 12-31 program call number
0024	0-15 zeros, 16-31 address-space number
0025	0-15 zeros, 16-31 address-space number

^{12 (}I) Page- invalid bit 13-14 (EA) Extended-address bits

DUAL-ADDRESS-SPACE CONTROL

Program-Call Number



Linkage-Table Entry

	000 0000		Entry-table origin		L
0	1	8		26	31

0 (I) LX-invalid bit

26-31 (ETL) Entry-table length

Entry-Table Entry

	Authorization key mask	ASN	0000	0000	Entry instruction address	Р	
0	1	16	32	40		63	3

	Entry parameter	Entry key mask		
64	1	96	112	127

63(P) Entry problem state

ASN-First-Table Entry

		000 0000	ASN-second- table origin	000	0
ō	1		8	28	31

0 (!) AFX-invalid bit

ASN-Second-Table Entry

	000 0000	Authority- table origin	00	Authorization index	Authority- table length	000	00
0	1	8	30	32	48	60	63

s	TL	Segment- table origin		×	V	000 0000	Linkage- table origin	L	TL
64	7	72	90	95	96	97	104	121	127

0 (I) ASX-invalid bit

64-71 (STL) Segment-table length

95 (X) Space-switch-event bit

96 (V) Subsystem-linkage control 121-127 (LTL) Linkage-table length

Trace-Table-Entry Header

	Current-entry control	First-entry control	Last-entry control	
Ċ) ;	32	64 95	5

MACHINE-CHECK INTERRUPTION CODE

At real storage address 232-239 (hex E8-EF)

0	D	Ď	R	Ď	Ď	Ď	F	Ğ	w	0	P 10	0	0	s 13	В	D	E	c	E	S	P	S	М	À	Ā	c	ċ	P	R	R	Ğ	T 31
ſ	,		D	Γ	_										С	С	Γ		_		_	м	CE		.en	gth						_

Ε	0	Α	0 0 0 0 0 0 0 0 0 0 0 T C	
2		34	46 48	_
	Bi	t —	Meaning	
	0		(SD) System damage	
	1		(PD) Instruction-processing damage	
	2		(SR) System recovery	
	3		(TD) Interval-timer damage	
	4		(CD) Timing-facility damage	
	5		(ED) External damage	
	6		(VF) Vector-facility failure	
	7		(DG) Degradation	
	8		(W) Warning	
	0		(SP) Service-processor damage	
	3		(VS) Vector-facility source	
	4		(B) Backed up	
	5		(D) Delayed	
	6		(SE) Storage error uncorrected	
	7		(SC) Storage error corrected	
	8		(KE) Storage-key error uncorrected	
	9		(DS) Storage degradation	
	20		(WP) PSW-CMWP validity	
	21		(MS) PSW mask and key validity	
	22		(PM) PSW program-mask and condition-code validity	
	23		(IA) PSW-instruction-address validity	
	24		(FA) Failing-storage-address validity	
	25		(RC) Region-code validity	
	26		(EC) External-damage-code validity	
	27		(FP) Floating-point-register validity	
	8		(GR) General-register validity	
	29 30		(CR) Control-register validity	
_	30 31		(LG) Logout validity	
	31 32		(ST) Storage logical validity	
	32 34		(IE) Indirect storage error (DA) Delayed access exception	
	6 16		(CT) CPU-timer validity	
4	ю		(CT) Cro-uniel validity	


EXTERNAL-DAMAGE CODE

At real storage address 244-247 (hex F4-F7)

(XN) Expanded storage not operational

(XF) Expanded storage control failure

(CC) Clock-comparator validity 48-63 Machine-check-extended-logout (MCEL) length



	1_				
0	2		8	10	3
Bit		Meaning			
2		(ES) Exteri	nal sec	ondary report	
3		(CN) Chan	nel no	t operational	
4		(CC) Chan	nel-co	ntrol failure	
5		(ST) I/O-in	structi	on timeout	
6		(TT) I/O-in	terrup	ion timeout	

6 8

9

47

CHANNEL-ADDRESS WORD

At real storage address 72-75 (hex 48-4B)

K	ey S	s	000		Channel-Program Address	7
0		4		8		31

4 (S) Suspend-control bit

CHANNEL-COMMAND WORD

Command code	Data address
ō	8 31

	Flags	0 ///////	В	yte count
32	39	9 40	48	63

CD - bit 32 (80) causes use of data-address portion of next CCW.

CC - bit 33 (40) causes use of command code and data address of next CCW.

SLI - bit 34 (20) causes suppression of possible incorrect-length indication.

Skip — bit 35 (10) suppresses transfer of information to main storage.

PCI - bit 36 (08) causes a channel-program-controlled interruption

 bit 37 (04) causes bits 8-31 of CCW to specify location of first IDAW. Suspend — bit 38 (02) causes suspension before execution of this CCW.

CHANNEL-STATUS WORD

At real storage address 64-71 (hex 40-47)

Key	S	L	СС		CCW address
0	4	5	6	8	31

Unit	status	Channel status	Byte	e count
32		40	48	63

- 4 Suspended (only in CSW stored by PCI)
- 5 Logout pending
- 6-7 Deferred condition code
- 32 (80) Attention
- 33 (40) Status modifier
- 34 (20) Control-unit end
- 35 (10) Busy
- 36 (08) Channel end
- 37 (04) Device end
- 38 (02) Unit check

- 39 (01) Unit exception

- 40 (80) Program-controlled interruption
- 41 (40) Incorrect length
- 42 (20) Program check
- 43 (10) Protection check
- 44 (08) Channel-data check
- 45 (04) Channel-control check 46 (02) Interface-control check
- 47 (01) Chaining check
- 48-63 Residual byte count for the last CCW used

LIMITED CHANNEL LOGOUT

At real storage address 176-179 (hex BO-BC)

0	SCU id	Detect	Source	00	Field validity	flags	TT	0	IA	Seq	.]
0	1	4	8	13	15	2	24	26	27	29 :	31

- 4 CPU 5 Channel
- 6 Main-storage control
- 7 Main storage
- 8 CPU
- 9 Channel
- 10 Main-storage control
- 11 Main storage
- 12 Control unit
- 15 Full channel logout
- 16-18 Reserved (000)
- 19 Sequence code

- 20 Unit status
- 21 CCW address and key
- 22 Channel address
- 23 Device address
- 24-25 Type of termination 00 Interface disconnect
 - 01 Stop, stack or normal
 - 10 Selective reset
- 11 System reset
- 27 (I) Interface inoperative
- 28 (A) I/O-error alert
- 29-31 Sequence code

I/O COMMAND CODES

Standard Command-Code Assignments (CCW bits 0-7)

xxxx	0000	Invalid Command		0100	
mmmm	mm0 1	Write	0000	0100	 Basic Sense
mmmm	mm1 0	Read	1110	0100	- Sense ID
0000	0010	-Read IPL	xxxx	1000	Transfer in Channel
mmmm	mm1 1	Control	mmmm	1100	Read Backward
0000	0011	 Control No 			
		Operation			

x - Bit ignored

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device-dependent)
3	Equipment check	7	(Device-dependent)

Console Printer Channel Commands

Write, No Carrier Return	01	Sense	04
Write, Auto Carrier Return	09	Audible Alarm	OB
Read Inquiry	0A	No Operation	03

Card Reader and Card Punch Channel Commands

3504, 3505 Card Readers/3525 Card Punch (GA21-9124)

Channel Command	Bir	nary	Bit Meanings		
Sense	0000	0100	ss	Stacker	
Feed, Select Stacker	SS10	F 0 1 1	00	1	
Read Only*	1 1 D O	F010	01/10	2	
Diagnostic Read (invalid for 3504)	1101	0010	1		
Read, Feed, Select Stacker*	SSDO	F010	F	Format Mode	
Write RCE Format*	0001	0001	F _O	Unformatted	
			1	Formatted	
3504, 3505 only					
Write OMR Format†	0011	0001	D	Data Mode	
			Ιō	1-EBCDIC	
3525 only			1 1	2-Card image	
Write, Feed, Select Stacker	SSDO	0001		ŭ	
Print Line*	LLLL	L101	l L	Line Position	
			(5-bit b	inary value)	

^{*}Special feature on 3525.

m - Modifier bit for specific type of I/O device

[†]Special feature.

Printer Channel Commands

COMMANDS VALID FOR ALL PR		IMPACT PRINTERS - ADDITIO		
(Except 3800-3, -6 when in Page	(Mode)	Printer 1403-N1	Column	Reference GA24-3312
No Operation	03	3203-1, -2	B	GA24-3312
Space 1 Line Immediate	ОВ	3203-4	Ċ	GA33-1515
Space 2 Lines Immediate	13	3203-5	С	GA33-1529
Space 3 Lines Immediate	1B	3211	С	GA24-3543
Block Data Check	73	4248-1 < 3211 mode >	С	GA24-3927
Allow Data Check Skip to Channel 1 Immediate	7B	4248-2 < 3211 mode >	C	GA24-3991 GA24-3733
Skip to Channel 2 Immediate	8B 93	3262-1, -11 3262-5 < 3262-1 mode>	D D	GA24-3733
Skip to Channel 3 Immediate	9B	4245-1	D	GA24-3936
Skip to Channel 4 Immediate	A3	4245-12, -20	Ď	GA33-1579
Skip to Channel 5 Immediate	AB	4245-D12, -D20	Ď	GA33-1586
Skip to Channel 6 Immediate	В3	3262-5 <4248 mode >	Е	GA24-3936
Skip to Channel 7 Immediate	BB	4248-1 <native mode=""></native>	E	GA24-3927
Skip to Channel 8 Immediate	C3	4248-2 <native mode=""></native>	E	GA24-3991
Skip to Channel 9 Immediate	СВ	6262-014	E	GA24-4134
Skip to Channel 10 Immediate	D3	Use column A, B, C, D, or E.		ABCDE
Skip to Channel 11 Immediate	DB	Unfold	23	x x x
Skip to Channel 12 Immediate	E3	Execute Order	33	X
Marian Mishaus Canaina	01	Fold	43	x x x
Write Without Spacing Write and Space 1 Line	09	Advance to End of Sheet	5B	. x
Write and Space 1 Line Write and Space 2 Lines	11	Load Forms Control Buffer	63	. x x x x
Write and Space 2 Lines Write and Space 3 Lines	19	Raise Cover	□ 6B 6B	12
Write and Skip to Channel 1	89	Signal Attention		3
Write and Skip to Channel 2	91	Skip to Channel 0 Immediate	83	4 . 2
Write and Skip to Channel 3	99	Clear Printer	87	X X
Write and Skip to Channel 4	A1	UCS Gate Load	EB r→ F3	X 2 X X
Write and Skip to Channel 5	Α9	Load UCS Buffer and Fold	F3	x
Write and Skip to Channel 6	B1	Verify Band ID Load UCS Buffer (No Fold)	- FB	x x x x ^
Write and Skip to Channel 7	В9	Verify Band ID	☐ FB FB	^^^^
Write and Skip to Channel 8	C1	Venny Bund 18		^
Write and Skip to Channel 9	C9	Release CU and Device	r - 14	5
Write and Skip to Channel 10	D1 D9	Sense Intermediate Buffer	14	X
Write and Skip to Channel 11 Write and Skip to Channel 12	E1	Release CU, Reserve Device	34	5
Write and Skip to Charmer 12	E1	Reserve CU, Release Device	54	5
Basic Sense	04	Reserve CU and Device	74	5
		Release Device	94	5
3800-3, -6 PAGE MODE COMM.	ANDS	Reserve Device	В4	5
(See Note Y)		Release CU	D4	5
		Sense ID	E4	. x . x x
No Operation	03	Reserve CU	F4	5
Load Font Index	OF	Read Band ID	-0A	x
Load Font Control	1F	nead band ib	00	^
Load Font	2F 33	Diagnostic Read PLB	02	X . X 6 2
Execute Order Any State Load Font Equivalence	35 3F	Diagnostic Write	05	7.862
Delete Font	4F	Diagnostic Check Read	06	X . X X 2
Begin Page Segment	5F	Diagnostic Gate	07	X X 2
Delete Page Segment	6F	Diagnostic Read UCS Buffer	L→ OA	x x
Include Page Segment	7F	Diagnostic Read FCB	12	x x x
Execute Order Home State	8F	X = Valid; . = Invalid; Blank		
Set Home State	97	1 = No action occurs (except	t 3211).	
Load Copy Control	9F	2 = No action occurs.		
Begin Page	AF	3 = No action occurs on 326		
End Page	BF	4 = 3211 only (no action oc		4248
Load Page Description	CF	<3211 mode > and 3		
Begin Overlay	DF	5 = Two-channel switch feat		
Delete Overlay	EF	6 = No action occurs (except 7 = 1403-N1 also uses com		des OD 1E
Write Factored Text Control	OD	1D, 8D, 95, 9D, A5, AD,		
WriteText	2D	DD, and E5.	20, 30	, _5, 55, 56
Write Image Control	3D	8 = 3211 and 4248 < 3211	mode >	only.
Write Image	4D	3800 - ADDITIONAL COMMA		
End	5D	(Except 3800-3, -6 when in Page 1	NINDO	a: saa Note S
Load Page Position	6D		age MIOO	
		End of Transmission		07
Basic Sense	04	Mark Form		17
Sense Intermediate Buffer	14	Load Copy Number Execute Order Any State		23
Sense Error Log	24	Initialize Printer		33 37
Sense ID	E4	Load Forms Overlay Seq Cont	rol	43
3800-1 Reference: GA26-1635		Select Translate Table 0		47
3800-1 Reference: GA26-1635	50	Load Writable Char Gen Modu	le	53
		Select Translate Table 1		57
Note X: For 3800-3, -6 only, Set	t Home	Load Forms Control Buffer		63
State (97) command will be acce		Select Translate Table 2		67
but with command retry; the ret		Select Translate Table 3		77
succeed because Page Mode wil	i have	Load Translate Table		83
been set.		Clear Printer		87
Note Y: Other 3800-3, -6 comm		Load Graphic Char Modification	n	25
accepted, but with command ret	try; the	Load Copy Modification		35
retry will succeed because Page	Mode	Sense Intermediate Buffer		14
will have been reset.		Sense Error Log		24
		Sense ID		E4_

Magnetic-Tape Channel Commands

Hex 3410 3420-3 3420-6								
Rewind Unload Nodeset-1 (200/Odd/DC) Set Long Space File Synchronize Synchronize Set Low Speed/Normal Gap Suspend Multipath Reconnection Modeset-1 (1556/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1556/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/Normal) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/Normal) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/Normal) Modeset-1 (1600/Codd/RR) Modeset-1 (160	Channel Command						3480	
Rewind Unload Nodeset-1 (200/Odd/DC) Set Long Space File Synchronize Synchronize Set Low Speed/Normal Gap Suspend Multipath Reconnection Modeset-1 (1556/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1556/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/Normal) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/Normal) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1656/Codd/Normal) Modeset-1 (1600/Codd/RR) Modeset-1 (160	No Operation	03	X	X	х	X	x	×
Modeset-1 (200/Odd/DC) Table Tab			Ϊ́Χ	l \hat{x}	X			l â
Modeset-1 (200/Odd/DC) Table Tab			X	X	X	X	X	x
Request Track-In-Error Write Tape Mark Modeset-1 (200/Even/Normal) Set Normal Gap Backspace Block Modeset-1 (200/Even/TR) Backspace File Modeset-1 (200/Odd/Normal) Set High Speed/Normal Gap Forward Space Block Modeset-1 (200/Odd/TR) Synchronize Locate Block Modeset-1 (200/Odd/TR) Synchronize Locate Block Modeset-1 (200/Odd/TR) Set Low Speed/Normal Gap Synchronize Locate Block Modeset-1 (556/Odd/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Odd/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Odd/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/TR) Modeset-1 (800/Odd/Normal) Modes			(a)	(b)	(c)		(c)	_
Request Track-In-Error Write Tape Mark Modeset-1 (200/Even/Normal) Set Normal Gap Backspace Block Modeset-1 (200/Even/TR) Backspace File Modeset-1 (200/Odd/Normal) Set High Speed/Normal Gap Forward Space Block Modeset-1 (200/Odd/TR) Synchronize Locate Block Modeset-1 (200/Odd/TR) Synchronize Locate Block Modeset-1 (200/Odd/TR) Set Low Speed/Normal Gap Synchronize Locate Block Modeset-1 (556/Odd/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Odd/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Odd/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/TR) Modeset-1 (800/Odd/Normal) Modes			-	-	-			Х
Modeset-1 (200/Even/Normal)			l X	X	X		X	Х
Modeset-1 (200/Even/Normal)			l 🌣	l 🎖 🗆	X			.,
Set Normal Gap Backspace Block Modeset-1 (200/Clyen/TR) Backspace File Modeset-1 (200/Odd/Normal) Set High Space/Normal Gap Forward Space Block Modeset-1 (200/Odd/TR) Forward Space Block Modeset-1 (200/Odd/TR) Forward Space Block Modeset-1 (200/Odd/TR) Set Low Space File Synchronize Locate Block Modeset-1 (556/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Ver/Normal) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Odd/Normal) Set Low Speed/Normal Gap Suspend Multipath Reconnection Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/RN) Table Modeset-1 (856/Odd/RN) Table Modeset-1 (800/Odd/DC) Set High Speed/Long Gap Data Security Erase Load Display Modeset-1 (800/Cven/TR) Modeset-1 (800/Cven/TR) Modeset-1 (800/Cven/TR) Modeset-1 (800/Odd/Normal) Assign Modeset-1 (800/Odd/Normal) Assign Modeset-2 (1600 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2						^		_ X
Modeset-1 (200/Even/TR) 28			\a/	(0)	(0)		(0)	_
Modeset-1 (200/Even/TR) 28			х	x	x	x	x	l û
Backspace File Modeset-1 (200/Odd/Normal) Set High Speed/Normal Gap Forward Space Block Modeset-1 (200/Odd/TR) Forward Space Block Modeset-1 (200/Odd/TR) Synchronize Locate Block Modeset-1 (1566/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (1556/VormNormal) Set Low Speed/Normal Gap Modeset-1 (1556/VormNormal) Modeset-1 (1556/VormNormal) Modeset-1 (1556/VormNormal) Modeset-1 (1556/VormNormal) Modeset-1 (1560/VormNormal) Modeset-1 (1560/VormNormal) Modeset-1 (1800/VormNormal) Modeset-2 (1800 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (1800 bpi PE) Set T						^`		, ^
Set High Speed/Normal Gap Forward Space Block					X	Х		Х
Modeset-1 (200/Odd/TR) Forward Space File Synchronize Locate Block Modeset-1 (556/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Even/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Even/RR) Modeset-1 (556/Even/RR) Modeset-1 (556/Odd/TR) Set Low Speed Modeset-1 (556/Odd/TR) Set Low Speed Modeset-1 (556/Odd/TR) Set Low Speed Modeset-1 (656/Odd/TR) Set Low Speed Modeset-1 (656/Odd/RR) Set Low Speed Modeset-1 (656/Odd/TR) Set Path Group ID Modeset-1 (800/Even/Normal) A3			(a)	(b)	(c)		(c)	-
Modeset-1 (200/Odd/TR) Forward Space File Synchronize Locate Block Modeset-1 (556/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Even/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Even/RR) Modeset-1 (556/Even/RR) Modeset-1 (556/Odd/TR) Set Low Speed Modeset-1 (556/Odd/TR) Set Low Speed Modeset-1 (556/Odd/TR) Set Low Speed Modeset-1 (656/Odd/TR) Set Low Speed Modeset-1 (656/Odd/RR) Set Low Speed Modeset-1 (656/Odd/TR) Set Path Group ID Modeset-1 (800/Even/Normal) A3				= 1	_		-	Х
Forward Space File Synchronize Locate Block Modeset-1 (556/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Even/TR) Modeset-1 (556/Odd/Normal) Set Low Speed/Mormal Gap Modeset-1 (556/Odd/Normal) Modeset-1 (556/Odd/R) Modeset-1 (556/Odd/R) Set Low Speed Modeset-1 (556/Odd/R) Set Low Speed Modeset-1 (556/Odd/R) Set Low Speed Modeset-1 (856/Odd/R) Set Low Speed Modeset-1 (800/Odd/R) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/R) Modeset-1 (800/Even/R) Modeset-1 (800/Odd/R) Modeset-1 (800/Odd/R) Modeset-2 (1600 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (6250 bpi GCR) Modeset-2 (8250 bpi GCR) Modeset-2 (8250 bpi GCR) Modeset-2 (8250 bpi GCR) Modeset-2 (8250 bpi GCR) Modeset-1 (800/Even/R) Modeset-1 (800/Even/R) Set Path Group ID Read Backward Set Path Group ID Read Backward Set Path Group ID Read Read Buffered Log Read Buffered Log Read Buffered Log Read/Reset Read/Read/Read/Read/Read/Read/Read/Read/						X		X
Locate Block Modeset-1 (556/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Even/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Even/TR) Modeset-1 (556/Even/TR) Modeset-1 (556/Odd/TR) Set Low Speed/Long Gap Modeset-1 (556/Odd/TR) Set Low Speed/Long Gap Modeset-1 (556/Odd/TR) Set Low Speed/Long Gap Modeset-1 (800/Odd/DC) Set High Speed/Long Gap Data Security Erase Load Display Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/RR) Set Path Group ID Modeset-2 (800 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (800 bpi PRZ) Modeset-2 (800 bpi RRZ) Modeset-2 (800 bpi RRZ) Modeset-2 (800 bpi GCR) Modeset-2						· ·	(c)	
Locate Block Modeset-1 (556/Odd/DC) Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Even/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Even/TR) Modeset-1 (556/Even/TR) Modeset-1 (556/Odd/TR) Set Low Speed/Long Gap Modeset-1 (556/Odd/TR) Set Low Speed/Long Gap Modeset-1 (556/Odd/TR) Set Low Speed/Long Gap Modeset-1 (800/Odd/DC) Set High Speed/Long Gap Data Security Erase Load Display Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/RR) Set Path Group ID Modeset-2 (800 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (800 bpi PRZ) Modeset-2 (800 bpi RRZ) Modeset-2 (800 bpi RRZ) Modeset-2 (800 bpi GCR) Modeset-2			^	^	^		🗘	×
Modeset-1 (556/Odd//DC)			ļ				l û '	
Set Low Speed/Long Gap Suspend Multipath Reconnection Modeset-1 (556/Even/Normal) Set Low Speed/Normal Gap Modeset-1 (556/Even/TR) Modeset-1 (556/Odd/Normal) 73 (a) (a) (c) (c) (c) Modeset-1 (800/Odd/DC) 82 High Speed/Long Gap Data Security Erase Load Display Modeset-1 (800/Even/Normal) 83 (a) (a) (c) (c) (c) Modeset-1 (800/Even/Normal) 84 (a) (a) (c) (c) (c) Modeset-1 (800/Even/TR) 85 Path Group ID Modeset-1 (800/Odd/Normal) 83 (a) (a) (c) (c) (c) Modeset-1 (800/Odd/Normal) 83 (a) (a) (c) (c) (c) Modeset-2 (800/Odd/Normal) 83 (a) (a) (c) (c) (c) Modeset-2 (800/Odd/Normal) 83 (a) (a) (c) (c) (c) Modeset-2 (800/Odd/Normal) 85 (a) (a) (c) (c) (c) Modeset-2 (800 bpi PE) 85 Tape-Write-Immediate Unassign Modeset-2 (800 bpi NRZI) Modeset-2 (800 bpi NRZI) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) (c) (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) (c) (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c) (c) (c) Modeset-2 (800 bpi FE) 85 E3 (e) (e) (f) X (c)			(a)	(a)	(c)	ļ.		
Suspend Multipath Reconnection Modeset-1 (556/Even/Normal) 58 (a) (c) (c) (c) — X Modeset-1 (556/Even/Normal) 63 (a) (a) (c) (c) X Modeset-1 (556/Even/TR) 7B (a) (a) (c) (c) (c) Set Low Speed Modeset-1 (800/Odd/Normal) 7B (a) (a) (c) (c) (c) Modeset-1 (800/Odd/DC) Set High Speed/Long Gap A3 (a) (a) (c) (c) —<			\ <u>-</u> '	-			(0)	х
Set Low Speed/Normal Gap Modeset-1 (556/Vevn/TR)	Suspend Multipath Reconnection	5B	Ì			İ	(c)	
Modeset-1 (556/Even/TR)			(a)	(a)	(c)		(c)	
Modeset-1 (556/Odd/Normal) 73 (a) (a) (c) (c) (c) x Modeset-1 (566/Odd/TR) 83 (a) (a) (c) (c) x Set Low Speed Modeset-1 (800/Odd/DC) Set Path Group ID 93 (a) (a) (c) x			<u> </u>	-	_		- 1	Х
Modeset-1 (856/Odd/TR) Set Low Speed Modeset-1 (800/Odd/DC) Set High Speed/Long Gap Data Security Erase Load Display Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/TR) As Modeset-1 (800/Even/TR) As Modeset-1 (800/Even/Normal) As Modeset-1 (800/Odd/TR) Modeset-1 (800/Odd/TR) Modeset-1 (800/Odd/TR) B3 (a) (a) (c) (c) (c) (c) Modeset-1 (800/Odd/TR) Modeset-2 (1600 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (1600 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (6250 bpi GCR) Modeset-2 (6	Modeset-1 (556/Even/TR)							ĺ
Set Low Speed Modeset-1 (800/Odd/DC) Set High Speed/Long Gap Data Security Erase Load Display Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/TR) Set Path Group ID Modeset-1 (800/Even/TR) BB (a) (a) (c) (c) (c) X X X X X X X X X								
Modeset-1 (800/Odd//DC) Set High Speed/Long Gap Part Speed/Long Gap Part Security Erase Part Modeset-1 (800/Even/Normal) Part Modeset-1 (800/Even/TR) Part Modeset-1 (800/Odd/Normal) Part Modeset-1 (800/Odd/Normal) Part Modeset-1 (800/Odd/Normal) Part Modeset-1 (800/Odd/Normal) Part Modeset-2 (1600 bpi PE) Part Modeset-2 (16250 bpi GCR) Part Modeset			(a)	(a)	(C)		(C)	~
Set High Speed/Long Gap Data Security Erase Load Display Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/TR) Set Path Group ID Modeset-1 (800/Odd/TR) Modeset-1 (800/Odd/TR) Modeset-1 (800/Odd/TR) Modeset-1 (800/Odd/TR) Modeset-2 (1600 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (1600 bpi PE) Set	Modeset-1 (800/Odd/DC)		(2)	(9)	(c)		(0)	^
Set Path Group ID			(4)	\\a_{i}			(0)	×
Modeset-1 (800/Even/Normal) Modeset-1 (800/Even/TR) A3 (a) (a) (a) (c) (c) (c) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d			l x	х	x	х	x	l â
Modeset-1 (800/Even/TR) AB AF AF AF AF AF AF AF AF AF AF AF AF AF		9F	1					
Set Path Group ID Modeset-1 (800/Odd/Normal) Assign AF B3 (a) (a) (c) (c) (c) (c) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	Modeset-1 (800/Even/Normal)				(c)		(c)	
Modeset-1 (80O/Odd/Normal)			(a)	(a)	(c)			
Assign Modeset-1 (800/Odd/TR) Modeset-2 (1600 bpi PE) Set Tape-Write-Immediate Unassign Modeset-2 (800 bpi NRZI) Modeset-2 (800 bpi NRZI) Modeset-2 (6250 bpi GCR) Modeset-2 (6250 bpi GCR) Modeset-2 (8050 bpi GCR) Mode Set Control Access Set High Speed Write 01			١.,	١,,				
Modeset-1 (800/Odd/TR) BB (a) (c) (c) (f) X - X (c) Nodeset-2 (1600 bpi PE) C3 (e) (e) (f) X - X (c) Set Tape-Write-Immediate Unassign (e) (e) (f) X (c) (c) Modeset-2 (8250 bpi RCR) D3 (e) (e) (f) X (c) (c) Modeset-2 (6250 bpi GCR) D3 (f) X (c) (f) X (c) Modeset-2 (8250 bpi GCR) D3 (f) X (c) (f) X (c) (c) Modeset-2 (8250 bpi GCR) D3 (f) X (c) (f) X (c) (c) Write D3 (c) (e) (e) (f) X (c) (c) (c) (c) (c) (c) (c) (c) (c) (c)			(a)	(a)	(c)			
Modeset-2 (1600 bpi PE) C3 (e) (e) (f) X <t< td=""><td></td><td></td><td>(0)</td><td>(-)</td><td>(-)</td><td></td><td></td><td></td></t<>			(0)	(-)	(-)			
Set Tape-Write-Immediate Unassign C3 — — — X X Unassign Modeset-2 (800 bpi NRZI) CB (e) (f) X (c) Modeset-2 (6256 bpi GCR) DB X X X Control Access Set High Speed X X X Write 01 X X X X Read Buffer Read Block ID 12 X X X X Read Backward 0C X X X X X Basic Sense Read Buffered Log 24 X X X X X Read/Reset Buffered Log 24 X X X X X X Read/Reset Buffered Log A4 Belasse D4 X X X X X Read/Reset Buffered Log A4 Belasse Belasse Belasse X X X X X Sense ID A4 Belasse Belasse <td></td> <td></td> <td></td> <td></td> <td></td> <td>V .</td> <td>(6)</td> <td>(0)</td>						V .	(6)	(0)
Unassign Modeset-2 (800 bpi NRZI) Modeset-2 (6250 bpi GCR) Modeset-2 (6250 bpi GCR) Mode Set Control Access Set High Speed Write 01			(6)	(6)	- (17		x	(6)
Modeset-2 (8000 bpi NRZI) CB (e) (c) (c) (c) (c) (c) (c) (c) (c) (d) (e) (d) (d) (c) (c) (d) (d) (d) (d) (d) (e) (d) (d) (c) (d) (d) (e) (d) (d) (c) (c) (c) (d) (d) (c) (c) <td></td> <td>C7</td> <td>1</td> <td></td> <td></td> <td></td> <td>Ϊ́χ</td> <td></td>		C7	1				Ϊ́χ	
Mode Set Control Access Set High Speed DB E3 E3 X X X X X X X X <		CB	(e)	(e)	(c)		(c)	
Control Access Set High Speed X			l		(f)	Х	(c)	
Set High Speed								
Write 01 X <td></td> <td></td> <td>1</td> <td>i</td> <td></td> <td></td> <td>X</td> <td></td>			1	i			X	
Read Buffer 12	Set riigh Speed	→ E3	1	1			-	Х
Read Buffer 12 X X Read Block ID 22 X X X Read Backward OC X X X X Basic Sense 04 X <td< td=""><td>Write</td><td>01</td><td>X</td><td>Х</td><td>X</td><td>X</td><td>Х</td><td>х</td></td<>	Write	01	X	Х	X	X	Х	х
Read Buffer 12 X X Read Block ID 22 X X X Read Backward OC X X X X Basic Sense 04 X <td< td=""><td>Read</td><td>02</td><td>l x</td><td>x</td><td>x .</td><td>×</td><td>l x</td><td>×</td></td<>	Read	02	l x	x	x .	×	l x	×
Read Block ID 22 X			^	^	^	^		^
Basic Sense	Read Block ID		{	1			Ιŝ	
Read Buffered Log 24 Sense Path Group ID 34 Read/Reset Buffered Log A4 Release D4 (g) (g) (g) Sense ID E4 X X X Reserve F4 (g) (g) (g) (g) Diagnostic Mode Set OB X X X Set Diagnose 4B X X (d)	Read Backward	ос	х	×	×	х	х	
Read Buffered Log 24 Sense Path Group ID 34 Read/Reset Buffered Log A4 Release D4 (g) (g) (g) Sense ID E4 X X X Reserve F4 (g) (g) (g) (g) Diagnostic Mode Set OB X X X Set Diagnose 4B X X (d)	Rasic Sansa	04	l _v	\ v	_	· ·	l 🗸	l .
Sense Path Group ID			^	^	^	^	l û	^
Read/Reset Buffered Log A4 g g X Release D4 g g g X X Sense ID E4 X X X X X X Reserve F4 g g g g g y X X X Diagnostic Mode Set OB X<			1				Î	
Release D4 Sense ID (g) (g) (g) (g) (g) (g) X			l		1	ŀ	^	x
Reserve F4 (g) (g) (g) Diagnostic Mode Set OB X X X Set Diagnose 4B X X (d)			l	(g)	(g)	(g)		^
Reserve F4 (g) (g) (g) Diagnostic Mode Set OB X X X Set Diagnose 4B X X (d)			l			X	Х	Х
Diagnostic Mode Set OB X X Set Diagnose 4B X X (d) Loop Write-To-Read 8B X X X X	Reserve	F4	1	(g)	(g)		1	l
Set Diagnose 4B X X (d) Loop Write-To-Read 8B X X X X	Diagnostic Mode Set	OR	1	x	x	1	1	1
Loop Write-To-Read 8B X X X X X			i	ΪŶ	x	(d)	1	
			l	X	X	X	1	Х

Notes:

- Notes:

 a No action occurs unless 7-track feature is installed.

 b No action occurs unless 7-track feature is installed; if present, density set is 200 bpi by 3803-2 Tape Control, 556 bpi by 3803-1.

 c Valid command, but no action occurs.

 d Invalid command for 3422.
- e No action occurs unless 800 bpi density feature is installed.
 f No action occurs unless 1600 bpi density feature is installed.
 g Requires two-channel switch feature; invalid for 3430.

Where arrows appear, the meaning of the hex code depends on the machine type; hyphens signify that the alternative meaning is used.

Modeset-1 command (for 7-track drives): density (200, 556, 800 bpi)/parity (even, odd)/mode (Normal, DC = data converter, TR = translator). Modeset-2 command (for 9-track drives): density (800, 1600, 6250 bpi).

Jour Ces.		
3410/3411 (GA32-0022)	3422 (GA32-0089)	8809 (GA26-1659)
3420-3, -5, -7 (GA32-0020)	3430 (GA32-0076)	9347 (SA24-4096)
3420-4, -6, -8 (GA32-0021)	3480 (GA32-0042)	, , , , , , , , , , , , , , , , , , , ,

Direct Access Storage Devices

Use these charts to find the proper column in the DASD Channel Commands table and to find order numbers for DASD reference manuals. See DASD manuals for the restrictions and details of operations.

			Count/K	ey/Data	Device	s		T
				•			3380	l
		3330	3340			3380	-D-E	Controller
Controller	2305	3333	3344	3350	3375	-0-A	-J-K	Manual
DASD-A4			col2					GA33-1526
DASD-A6			col2					GA33-1566
DDA-30		col2						GA33-1510
DDA-40			col2					GA33-1506
IFA		col2	col2					GA24-3632
ISC		col2	col2	col2				GA26-1620
ISC-SA		col2		col2				GA32-0036
2835-2	col1							GA26-1589
3380-CJ2							*col5	GC26-4497
3830-1		*col2						GA26-1592
3830-2		col2	col2	col2				GA26-1617
3830-3		col2		col2				GA32-0036
3880-1		col2	col2	col2	col4			GA26-1661
3880-2		col2	col2	col2	col4	col4		GA26-1661
3880-3						col4	col4	GA26-1661
3880-4					col4			GA26-1661
3880-11(ND)		col2		col2				GA32-0061
3880-11(PD)				col2				GA32-0061
3880-11(PP)				col3				GA32-0061
3880-13						col5		GA32-0067
3880-21(PD)				col2				GA32-0081
3880-21(PP)				col3				GA32-0081
3880-23						*col5	col5	GA32-0083
3990-1,2,3						*col5	col5	GA32-0099
Device	GA26	GA26	GA26	GA26	GA26	GC26	GC26	
Manual	1589	1615	1619	1638	1666	4491	4491	

DASD-A4 = 4321/4331 DASD Adapter for 3340/3344

DASD-A6 = 4361 DASD Adapter for 3340/3344

DDA-30

= S/370 125-0, -2 3330/3333 Direct Disk Attachment = S/370 115-0, -2, 125-0, -2 3340/3344 Direct Disk Attachment DDA-40

IFA = S/370 138 Integrated File Adapter ISC

= Integrated Storage Controller ISC-SA

= Integrated Storage Controller with Staging Adapter ND = Nonpaging director

PΠ

= Paging director, direct mode PΡ = Paging director, paging mode

3380-0-A = 3380 Direct Access Storage Models AA4, A04, and B04 3380-D-E = 3380 Direct Access Storage Models AD4, AE4, BD4, and BE4

3380-J-K = 3380 Direct Access Storage Models AJ4, AK4, BJ4, and BK4 * = 3333 does not attach to 3830-1; 3380-A04 does not attach to

3880-23 or 3990; only 3380-BJ4 and -BK4 attach to 3380-CJ2

		FB	A Device	es		
			9332	9332		l
			-400	-402		Controller
Controller	3310	3370	-600	-602	9335	Manual
DASD-A1 DASD-A7 DTSC 3880-1 3880-2 3880-4	col6	col6 col6 col6	col6	col6	col6	GA26-1660 GA33-1539 SA24-4096 GA26-1661 GA26-1661 GA26-1661
Device Manual	GA26 1660	GA26 1657	GA21 9837	GA21 9545	SA33 3143	

DASD-A1 = 4321/4331/4361 DASD Adapter for 3310 DASD-A7 = 4321/4331/4361 DASD Adapter for 3370 DTSC = ES/9370 DASD/Tape Subsystem Controller

DASD Channel Commands

Channel Command		Hex Code	2305	3330 3340 3350	3350	3375 3380 4	3380	3310 3370 9332 9335	Typical Transfer Count
Control			<u> </u>	-	٠	H	ا	l •	
No Operation		03	l x	×	l x	×	l x	l x	None
Seek		07	×	Ιx	ĺχ	x.	x	^	6
Seek Cylinder		OB	х	х	×	X X X X	х		6
Space Count		0F 13	X X	X		X	X		3 None
Recalibrate (No Op on 2305-2 Restore (executed as No-Op)	,	17	l â	Ιŵ		I û I	x		None
Seek Head		1B	Ιŝ	Ιx	x	x	î	1	6
Set File Mask		1F	х	X		Х	х		1
Set Sector (3340 RPS is option	nal)	23	X	×	×	х	х	ł	1
Vary Sensing Perform Subsystem Function		27 27	×	1			(x)		1 Variable
Orient (No-Op on 2305-2)		2B	Ιx				(x)		None
Set High Performance Storage	Limits	3B	l ^	1			(a)	l	10
Locate		43	l		1			х	8
Locate Record		47	l	l		(b)	(c)	l	16
Suspend Multipath Reconnect Define Extent	ion	5B 63	l	ŀ		(d) (b)	X	x	None 16
Set Subsystem Mode		87		(e)		(0)	(û)	^	2
Set Paging Parameters		8B		1-7	Ιx		,-,		10
Discard Block		8F		1	×				2 + (5 × n)
Set Path Group ID		AF	1			(d)	х		12
Search		l	l	l					
Search Key Equal	(*A9)	29	X	X	١	Х	Х		KL
Search ID Equal Search Home Address Equal	(*B1) (*B9)	31 39	l x	X	×	X X	X		5 4
Search Key High	(*C9)	49	Ιŝ	Ιŝ		Î	l â		KL
Search ID High	(*D1)	51	Î â	l â		l x	x		5
Search Key Equal or High	(*E9)	69	x	х	1	х	х	1	KL
Search ID Equal or High	(*F1)	71	×	х		×	х		5
Read		1							
Read Initial Program Load		02	X	Х	١	X	Х	X	DL or 512
Read Data Read Key & Data	(*86) (*8E)	06 0E	X	X	×	X	X	·	DL KL+DL
Read Count	(*92)	12	Ιŵ	l â		X X X	l â		8
Read Record Zero	(*96)	16	l x	x		x	х	ľ	8+KL+DL
Read Home Address	(*9A)	1A	Х	Х		х	х		5
Read Count Key & Data	(*9E)	1E	X	X		X	X		8+KL+DL
Read Sector (3340 RPS is opt Read Subsystem Data	ionai)	22 3E	١ ^	l ^		^	(x)		Variable
Read		42		1			1//	Ιx	512×n
Read Message ID		4E					(y)		11
Read Multiple Count Key & Da	ita	5E		(f,g)		х	X		n × (8 + KL + DL)
Read Track Read Configuration Data		DE FA		1	1	1	(w) (x)	١ ١	Variable 256
Write		· ~					(X)	l	200
write Write Special Count Key & Da	to	01	×	l v					8 + KL + DL
Write Data		05	l â	X	l x	x	x		DL
Write Key & Data		OD	X	х	Ι ¨	X	х	۱ ۱	KL+DL
Erase		11	х	X		х	х	1	8+KL+DL
Write Record Zero Write Home Address		15 19	X	l x	1	X	X		8+KL+DL
Write Count Key & Data		1D	l â	Ιŝ	l	l â	×		5, 7, or 11 8 + KL + DL
Write		41	^	l ^	l	^	l ^	х	512×n
Write Update Data		85	1	1	1	(b)	(c)		DL
Write Update Key & Data		8D	1	l	l	(b)	(c)	l	KL+DL
Write Count Key & Data Next	Track	9D	L.,			(b)	(c)	L	8+KL+DL
			1	2	3	4	5	6	

DASD Channel Commands (Cont'd)

Channel Command	Hex Code	2305	3330 3340 3350	3350	3375 3380		3310 3370 9332 9335	Typical Transfer Count
		1	2	3	4	5	6	
Sense								
Basic Sense	04	l x	x	×	l x	l x	x	24 or 32
Unconditional Reserve (h,j,k)	14		(m,p)		(d,m,	X	(m,p)	24 or 32
Read Buffered Log	24	Ιx	1	Ì				128
Sense Path Group ID	34	l	1	1	(d)	Ι×		12
Reset Allegiance	44	j .	1	l	1	(w)		32
Sense Subsystem Status	54	l	(q)	l	ſ	×	1	40
Read Device Characteristics	64	1]		ĺ	(c)	X	32
Sense Subsystem Counts	74	1	(q)	ĺ	ĺ	(v)	1	80
Device Release (g,j)	94	(p)	(m,p)		(d,m,	×	(m,p)	24
Read and Reset Buffered Log (g)	A4	1	X	•	į x	×	X	24 or 32
Device Reserve (g,j)	B4	(p)	(m,p)	1	(d,m,	×	(m,p)	24 or 32
Sense ID (f,g)	E4	1	X	х	X	X	×	7
Diagnostic	1	1		1	}	1	1	
Diagnostic Write Home Address	09	l	1		l x	x	1	27 or 28
Diagnostic Read Home Address	OA	l	ĺ	l	İΧ	×	1	27 or 28
Diagnostic Sense # (k)	44	X	(r)	1	ĺ	1	1	16 or 512
Diagnostic Load (k)	53	X	(r)	1	l	(i	1
Diagnostic Write (k)	73	X	(r)	[ı	1	1	8 or 512
Diagnostic Sense/Read	C4	1	(s)	[×	×	X	Variable
Diagnostic Control	F3	L	(t)		(t)	Х	Х	4 + n
	T	1	2	3	4	5	6	

- Valid only for 3880-13
- b Speed matching buffer feature Not valid for 3880-13
- c Dynamic path selection (only valid on 3380-AA4, -AD4, -AE4, -AJ4, -AK4 strings)
- Valid only for 3880-21 Not valid for 3330/3333 on ISC-SA or 3830-1; 3830-2, -3, DDA-40, IFA, and 3830-1; 3830-2; -3, DDA-40, IFA, a ISC require 3344/3350 microcode Not valid on DDA-30 Not valid on IFA, ISC-SA, or 3830-1; not valid on 3330/3333, 3340/3344 Executed as Basic Sense on DASD-41, -A4, -A6, -A7 if no string switch (for Iberoedities) Receives as the all

- Unconditional Reserve, see note g)
 Not valid on DDA-30, -40, DASD-A4, -A6

- String-switching feature
- Channel-switching feature p q Valid only for 3880-11 paging director and
- 3880-21 Not valid on 3880-21
- Valid only for 3880-1, -2, -11, -21 Valid only for 3330/3350 on 3880-1, -2, and for 3380 on 3880-2, -3 without 3380-speedmatching-buffer feature
- Valid only for 3880-13, -23, and 3990-3 Valid only for 3880-13, -23 Not valid for 3880-13, -23

- Valid only for 3990 Valid only for 3990-3 Multitrack command codes (standard)
- Also called "Read Diagnostic Status 1"

CODE ASSIGNMENTS

Code Tables

					r				
Dec.	Hex	Graphics and Co BCDIC EBCDIC	ntrols ASCII	7-Track Tape BCDIC	Card Code EBCDIC	Binary			
0	00	NUL	NUL		12-0-1-8-9	0000 0000			
1 2	01 02	SOH STX	SOH STX		12-1-9 12-2-9	0000 0001			
3	03	ETX	ETX		12-3-9	0000 0011			
4 5	04 05	SEL HT	EOT ENQ		12-4-9 12-5-9	0000 0100			
6	06	RNL	ACK	1	12-6-9	0000 0110			
7	07	DEL	BEL		12-7-9	0000 0111			
8	08 09	GE SPS	BS HT		12-8-9 12-1-8-9	0000 1000			
10	0A	RPT	LF		12-2-8-9	0000 1010			
11	OB OC	VT FF	VT FF	 	12-3-8-9	0000 1011			
13	OD	CR	CR	}	12-4-8-9	0000 1100			
14	OE OF	SO SI	so		12-6-8-9 12-7-8-9	0000 1110			
15 16	10	DLE	DLE		12-7-6-9	0000 1111			
17	11	DC1	DC1		11-1-9	0001 0001			
18 19	12 13	DC2 DC3	DC2 DC3	İ	11-2-9 11-3-9	0001 0010			
20	14	RES/ENP	DC4	 	11-4-9	0001 0100			
21	15	NL	NAK	}	11-5-9	0001 0101			
22 23	16 17	BS POC	SYN ETB	1	11-6-9 11-7-9	0001 0110			
24	18	CAN	CAN	 	11-8-9	0001 1000			
25 26	19 1A	EM UBS	EM SUB	1	11-1-8-9 11-2-8-9	0001 1001			
27	1B	CU1	ESC	1	11-3-8-9	0001 1010			
28	1C	IFS	FS		11-4-8-9	0001 1100			
29 30	1D 1E	IGS IRS	GS RS	}	11-5-8-9 11-6-8-9	0001 1101			
31	1F	ITB/IUS	US		11-7-8-9	0001 1111			
32	20	DS	SP		11-0-1-8-9	0010 0000			
33 34	21 22	SOS FS	!	ĺ	0-1-9 0-2-9	0010 0001 0010 0010			
35	23	wus	#		0-3-9	0010 0011			
36 37	24 25	BYP/INP	\$ %	1	0-4-9 0-5-9	0010 0100 0010 0101			
38	26	ETB	&		0-6-9	0010 0110			
39	27	ESC			0-7-9	0010 0111			
40 41	28 29	SA SFE	(0-8-9 0-1-8-9	0010 1000 0010 1001			
42	2A	SM/SW	*		0-2-8-9	0010 1010			
43	2B 2C	CSP MFA	+		0-3-8-9	0010 1011			
45	2D	ENQ	_		0-5-8-9	0010 1101			
46 47	2E 2F	ACK BEL	;		0-6-8-9 0-7-8-9	0010 1110			
48	30	DEL .	0		12-11-0-1-8-9	0011 0000			
49	31		1		1-9	0011 0001			
50 51	32 33	SYN IR	2 3		2-9 3-9	0011 0010			
52	34	PP	4	l	4-9	0011 0100			
53	35	TRN	5 6		5-9 6-9	0011 0101 0011 0110			
54 55	36 37	NBS EOT	7		7-9	0011 0110			
56	38	SBS	8		8-9	0011 1000			
57 58	39 3A	IT RFF	9 :]	1-8-9 2-8-9	0011 1001			
59	3B	CU3	<u>;</u>		3-8-9	0011 1011			
60	3C	DC4	<		4-8-9	0011 1100			
61 62	3D 3E	NAK	= >	1	5-8-9 6-8-9	0011 1101			
63	3F	SUB	?	1	7-8-9	0011 1111			

Code Tables (Cont'd)

Dec.	Hex	Grapi BCDIC	hics an		trols ASCII	7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
64	40	SP	SP	SP	@	(3)	no punches	0100 0000
65 66	41 42		RSP		A B		12-0-1-9 12-0-2-9	0100 0001 0100 0010
67	43				c		12-0-3-9	0100 0011
68	44				D		12-0-4-9	0100 0100
69 70	45 46				E F		12-0-5-9 12-0-6-9	0100 0101 0100 0110
71	47				Ġ		12-0-7-9	0100 0111
72	48				Н		12-0-8-9	0100 1000
73 74	49 4A	ŀ	¢	¢	l J		12-1-8 12-2-8	0100 1001 0100 1010
75	4B		Ť		K	BA8 21	12-3-8	0100 1011
76	4C	H)	<	<	L	B A 8 4	12-4-8	0100 1100
77 78	4D 4E	<	+	+	M N	BA84 1 BA842	12-5-8 12-6-8	0100 1101 0100 1110
79	4F	‡	Ť	Ĭ	Ö	BA8421	12-0-8	0100 1111
80	50	& +	&	&	Р	ВА	12	0101 0000
81 82	51 52	1			Q R]	12-11-1-9 12-11-2-9	0101 0001
83	53				S		12-11-2-9	0101 0010
84	54				Т		12-11-4-9	0101 0100
85	55	l			U		12-11-5-9	0101 0101
86 87	56 57	ł			V W		12-11-6-9 12-11-7-9	0101 0110 0101 0111
88	58	<u> </u>			X		12-11-8-9	0101 1000
89	59				Υ		11-1-8	0101 1001
90 91	5A 5B	\$! \$! \$	Z [B 8 21	11-2-8 11-3-8	0101 1010 0101 1011
92	5C	*	*	*	`	B 84	11-4-8	0101 1100
93	5D	1))	ı`	B 84 1	11-5-8	0101 1101
94 95	5E 5F	; Δ	;	;	^	B 842 B 8421	11-6-8 11-7-8	0101 1110
96	60	_	- -		-	В	11	0110 0000
97	61	1	1	1	а	A 1	0-1	0110 0001
98 99	62 63	1			b c	}	11-0-2-9 11-0-3-9	0110 0010
100	64				d		11-0-4-9	0110 0100
101	65				е	İ	11-0-5-9	0110 0101
102 103	66 67	ĺ			f		11-0-6-9 11-0-7-9	0110 0110 0110 0111
103	68	 			g h	 	11-0-7-9	0110 1000
105	69				i		0-1-8	0110 1001
106	6A		ļ		į		12-11	0110 1010
107	6B 6C	%(%	%	<u>k</u> 1	A 8 2 1 A 8 4	0-3-8	0110 1011
108	6D	\ y \ \	<i>7</i> 0		m	A 8 4 1	0-4-8	0110 1100
110	6E	1	>	>	n	A 8 4 2	0-6-8	0110 1110
111	6F	#	?	?	0	A 8 4 2 1	0-7-8	0110 1111
112 113	70 71	1			p q		12-11-0 12-11-0-1-9	0111 0000
114	72				r		12-11-0-2-9	0111 0010
115	73				s	 	12-11-0-3-9	0111 0011
116 117	74 75				t u	{	12-11-0-4-9 12-11-0-5-9	0111 0100 0111 0101
118	76	1			v	1	12-11-0-6-9	0111 0110
119	77				w		12-11-0-7-9	0111 0111
120 121	78 79				x y	1	12-11-0-8-9 1-8	0111 1000
122	7A	ъ	:	:	z	Α	2-8	0111 1010
123	7B	#=	#	#		8 2 1	3-8	0111 1011
124 125	7C 7D	@′ :	@ '	@	}	8 4 8 4 1	4-8 5-8	0111 1100
126	7E	>	=	=	~	8 4 2	6-8	0111 1110
127	7F	I √	"	·· <u> </u>	DEL	8421	7-8	0111 1111

Code Tables (Cont'd)

		Graphics and Controls	7-Track Tape	Card Code	
Dec.	Hex	BCDIC EBCDIC(1) ASCII	BCDIC	EBCDIC	Binary
128 129	80 81	a a		12-0-1-8 12-0-1	1000 0000 1000 0001
130	82	b b		12-0-1	1000 0001
131	83	сс		12-0-3	1000 0011
132	84	d d		12-0-4	1000 0100
133	85	e e		12-0-5	1000 0101
134 135	86 87	f f g g		12-0-6 12-0-7	1000 0110
136	88	h h		12-0-8	1000 1000
137	89	i i		12-0-9	1000 1001
138	8A	,		12-0-2-8	1000 1010
139	8B	<u> </u>		12-0-3-8	1000 1011
140 141	8C 8D	≤ (See Note		12-0-4-8 12-0-5-8	1000 1100 1000 1101
142	8E	* See Note		12-0-6-8	1000 1110
143	8F	+		12-0-7-8	1000 1111
144	90			12-11-1-8	1001 0000
145 146	91 92	j j k k		12-11-1 12-11-2	1001 0001
147	93	Î		12-11-2	1001 0010
148	94	m m		12-11-4	1001 0100
149	95	n n	:	12-11-5	1001 0101
150	96	0 0		12-11-6	1001 0110
151 152	97 98	рр		12-11-7	1001 0111
152	99	q q r r		12-11-8	1001 1000
154	9A			12-11-2-8	1001 1010
155	9B	}		12-11-3-8	1001 1011
156	9C	II		12-11-4-8	1001 1100
157 158	9D 9E	See Note		12-11-5-8 12-11-6-8	1001 1101 1001 1110
159	9F			12-11-7-8	1001 1111
160	A0	See Note		11-0-1-8	1010 0000
161 162	A1 A2	~ ° s s		11-0-1 11-0-2	1010 0001 1010 0010
163	A3	t t		11-0-2	1010 0010
164	A4	u u		11-0-4	1010 0100
165	Α5	v v		11-0-5	1010 0101
166 167	A6 A7	w w x x		11-0-6 11-0-7	1010 0110 1010 0111
168	A8	x x y y		11-0-8	1010 1000
169	A9	y y Z Z		11-0-9	1010 1000
170	AA			11-0-2-8	1010 1010
171	AB	<u></u>		11-0-3-8	1010 1011
172 173	AC AD	ŗ		11-0-4-8 11-0-5-8	1010 1100 1010 1101
174	AE	! ≥		11-0-6-8	1010 1110
175	AF	•		11-0-7-8	1010 1111
176	ВО	O See Note		12-11-0-1-8	1011 0000
177 178	B1 B2	' See Note ² See Note		12-11-0-1 12-11-0-2	1011 0001
179	B3	³ See Note		12-11-0-2	1011 0010
180	B4	⁴ See Note		12-11-0-4	1011 0100
181	B5	⁵ See Note		12-11-0-5	1011 0101
182 183	B6 B7	⁶ See Note ⁷ See Note		12-11-0-6 12-11-0-7	1011 0110 1011 0111
184	B8	8 See Note		12-11-0-7	1011 1000
185	B9	9 See Note		12-11-0-8	1011 1000
186	BA			12-11-0-2-8	1011 1010
187	BB			12-11-0-3-8	1011 1011
188	BC	ו		12-11-0-4-8 12-11-0-5-8	1011 1100 1011 1101
189 190	BD BE	 ≠		12-11-0-5-8	1011 1101
191	BF	· -		12-11-0-7-8	1011 1111

Note: This character is an EBCDIC superscript character.

Code Tables (Cont'd)

Dec.	Hex	Graphics and BCDIC EBCDI		7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
192 193 194 195	C0 C1 C2 C3	в в	A B C	B A 8 2 B A 1 B A 2 B A 2 1	12-0 12-1 12-2 12-3	1100 0000 1100 0001 1100 0010 1100 0011
196 197 198 199	C4 C5 C6 C7	D D E E F F	D E F G	BA 4 BA 4 1 BA 4 2 BA 4 2 1	12-4 12-5 12-6 12-7	1100 0100 1100 0101 1100 0110 1100 0111
200 201 202 203	C8 C9 CA CB		H I	B A 8 B A 8 1	12-8 12-9 12-0-2-8-9 12-0-3-8-9	1100 1000 1100 1001 1100 1010 1100 1011
204 205 206 207	CC CD CE CF				12-0-4-8-9 12-0-5-8-9 12-0-6-8-9 12-0-7-8-9	1100 1100 1100 1101 1100 1110 1100 1111
208 209 210 211	D0 D1 D2 D3	K K	J K L	B 8 2 B 1 B 2 B 21	11-0 11-1 11-2 11-3	1101 0000 1101 0001 1101 0010 1101 0011
212 213 214 215	D4 D5 D6 D7	N N O O	M N O P	B 4 B 4 1 B 4 2 B 4 2 1	11-4 11-5 11-6 11-7	1101 0100 1101 0101 1101 0110 1101 0111
216 217 218 219	D8 D9 DA DB		Q R	B 8 B 8 1	11-8 11-9 12-11-2-8-9 12-11-3-8-9	1101 1000 1101 1001 1101 1010 1101 1011
220 221 222 223	DC DD DE DF				12-11-4-8-9 12-11-5-8-9 12-11-6-8-9 12-11-7-8-9	1101 1100 1101 1101 1101 1110 1101 1111
224 225 226 227	E0 E1 E2 E3		S T	A 8 2 A 2 A 2 1	0-2-8 11-0-1-9 0-2 0-3	1110 0000 1110 0001 1110 0010 1110 0011
228 229 230 231	E4 E5 E6 E7	V V W W	U V W X	A 4 A 4 1 A 4 2 A 4 2 1	0-4 0-5 0-6 0-7	1110 0100 1110 0101 1110 0110 1110 0111
232 233 234 235	E8 E9 EA EB		Y Z	A 8 A 8 1	0-8 0-9 11-0-2-8-9 11-0-3-8-9	1110 1000 1110 1001 1110 1010 1110 1011
236 237 238 239	EC ED EE EF				11-0-4-8-9 11-0-5-8-9 11-0-6-8-9 11-0-7-8-9	1110 1100 1110 1101 1110 1110 1110 1111
240 241 242 243	F0 F1 F2 F3	1 1 2 2	0 1 2 3	8 2 1 2 2 1	0 1 2 3	1111 0000 1111 0001 1111 0010 1111 0011
244 245 246 247	F4 F5 F6 F7	5 5 6 6	4 5 6 7	4 4 1 4 2 4 2 1	4 5 6 7	1111 0100 1111 0101 1111 0110 1111 0111
248 249 250 251	F8 F9 FA FB		8 9	8 8 1	8 9 12-11-0-2-8-9 12-11-0-3-8-9	1111 1000 1111 1001 1111 1010 1111 1011
252 253 254 255	FC FD FE FF	EO			12-11-0-4-8-9 12-11-0-5-8-9 12-11-0-6-8-9 12-11-0-7-8-9	1111 1100 1111 1101 1111 1110 1111 1111

Two columns of EBCDIC graphics are shown. The first gives IBM standard U.S. bit pattern assignments. The second shows the T-11 and TN text printing chains

⁽¹²⁰ graphics).

2. Add C (check bit) for odd or even parity as needed, except as noted.

3. For even parity, use CA.

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'68'	DLE,;
RVI	DLE,X'7C'	DLE,<

Commonly Used Editing Pattern Characters

Code (hex)	Meaning
20	digit selector
21	start of significance
22	field separator
40	blank
4B	period

Code (hex)	Meaning
5B	dollar sign
5C	asterisk
6B	comma
C3D9	CR (credit)
C4C2	DB (debit)

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record
blank	Space 1 line
0	Space 2 lines
	Space 3 lines
. +	Suppress space
1 [Skip to line 1 on new page

Control Character Representations

	•		
ACK	Acknowledge	IT	Indent Tab
BEL	Bell	IUS	Interchange Unit Separator
BS	Backspace	ITB	Intermediate Transmission Block
BYP	Bypass	LF	Line Feed
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP	Enable Presentation	SEL	Select
ENQ	Enquiry	SFE	Start Field Extended
EO	Eight Ones	SI	Shift In
EOT	End of Transmission	SM	Set Mode
ESC	Escape	SO	Shift Out
ETB	End of Transmission Block	SOH	Start of Heading
ETX	End of Text	SOS	Start of Significance
FF	Form Feed	SPS	Superscript
FS	Field Separator	STX	Start of Text
GE	Graphic Escape	SUB	Substitute
HT	Horizontal Tab	SW	Switch
IFS	Interchange File Separator	SYN	Synchronous Idle
IGS	Interchange Group Separator	TRN	Transparent
INP	Inhibit Presentation	UBS	Unit Backspace
IR	Index Return	VT	Vertical Tab
IRS	Interchange Record Separator	WUS	Word Underscore
-	G		

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note:

Decimal, hexadecimal, and binary equivalents of all numbers from 0 to 255 are listed in the code tables.

	WORD														
	HALFWORD								HALFWORD						
	BY	ΓE		BYTE					В	TE			BY	TE.	
BITS:	0123		4567		0123		4567		0123		4567		0123		4567
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
Α	2,684,354,560	Α	167,772,160	Α	10,485,760	Α	655,360	Α	40,960	Α	2,560	Α	160	Α	10
В	2,952,790,016	В	184,549,376	В	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
С	3,221,225,472	С	201,326,592	С	12,582,912	С	786,432	С	49,152	С	3,072	С	192	С	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	Е	57,344	E	3,584	E	224	Е	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	8		7		6		5		4		3		2		1

HEXADECIMAL AND DECIMAL CONVERSION (Cont'd) Powers of 2 and 16

m	n	2 ^m and 16 ⁿ
0	0	1
1		2
2 3		4
		8
4	1	16
5		32
6		64
7		128
8	2	256
9		512
10		1 024
11		2 048
12	3	4 096
13		8 192
14		16 384
15		32 768
16	4	65 536
17	•	131 072
18		262 144
19		524 288
20	5	1 048 576
21	,	2 097 152
22		4 194 304
23		8 388 608
24	6	16 777 216
25	ľ	33 554 432
26		67 108 864
27		134 217 728
28	7	268 435 456
29		536 870 912
30		1 073 741 824
31		2 147 483 648

				2	m ,	4.07		
m	n					16"		
32	8				4	294	967	296
33					8	589	934	592
34					17	179	869	184
35					34	359	738	368
36	9				68	719	476	736
37					137	438	953	472
38					274	877	906	944
39					549	755	813	888
40	10			1	099	511	627	776
41				2	199	023	255	552
42				4	398	046	511	104
43				8	796	093	022	208
44	11			17	592	186	044	416
45				35	184	372	880	832
46				70	368	744	177	664
47				140	737	488	355	328
48	12			281	474	976	710	656
49				562	949	953	421	312
50			1	125	899	906	842	624
51			2	251	799	813	685	248
52	13		4	503	599	627	370	496
53			9	007	199	254	740	992
54			18	014	398	509	481	984
55			36	028	797	018	963	968
56	14		72	057	594	037	927	936
57			144	115	188	075	855	872
58			288	230	376	151	711	744
59			576	460	752	303	423	488
60	15	1	152	921	504	606	846	976
61		2	305	843	009	213	693	952
62		4	611	686	018	427	387	904
63		9	223	372	036	854	775	808

Symbol	Value				
K (kilo) M (mega) G (giga)	$1,024 = 2^{10}$ $1,048,576 = 2^{20}$ $1,073,741,824 = 2^{30}$				

GX20-1850-7

IBM

GX20-1850-07